Invention Grant
US06620713B2 Interfacial layer for gate electrode and high-k dielectric layer and methods of fabrication 失效
栅电极和高k电介质层的界面层及其制造方法

Interfacial layer for gate electrode and high-k dielectric layer and methods of fabrication
Abstract:
Method of fabricating a semiconductor device. The semiconductor device comprises a substrate, a high-k gate dielectric layer formed on the substrate, and a hydrogen-free gate electrode deposited on the high-k gate dielectric layer wherein the hydrogen-free gate electrode is conductive. The method comprises depositing the high-k gate dielectric layer on the substrate, sputtering the gate electrode on the gate dielectric layer and treating the gate electrode such that the gate electrode is conductive.
Information query
Patent Agency Ranking
0/0