Invention Grant
US07035891B2 Reduced-hardware soft error detection 失效
降低硬件软错误检测

Reduced-hardware soft error detection
Abstract:
A method and system are provided for performing soft error detection for integer addition and subtraction operations without the use of redundant logic. For integer addition and subtraction, compensate logic produces a compensate value utilizing arithmetic logic unit (ALU) result and operands. The compensate value is validated by the validate logic against a predetermined value to determine whether a soft error has occurred. Such compensate logic and validate logic operate on the integer operands and on the result produced by the ALU without redundant carry-propagate hardware.
Public/Granted literature
Information query
Patent Agency Ranking
0/0