- 专利标题： Semiconductor integrated circuit with reduced leakage current
-
申请号： US10948349申请日： 2004-09-23
-
公开(公告)号： US07088161B2公开(公告)日： 2006-08-08
- 发明人: Toshiyuki Furusawa , Daisuke Sonoda , Kimiyoshi Usami , Naoyuki Kawabe , Masayuki Koizumi , Hidemasa Zama , Masahiro Kanazawa
- 申请人： Toshiyuki Furusawa , Daisuke Sonoda , Kimiyoshi Usami , Naoyuki Kawabe , Masayuki Koizumi , Hidemasa Zama , Masahiro Kanazawa
- 申请人地址： JP Tokyo
- 专利权人： Kabushiki Kaisha Toshiba
- 当前专利权人： Kabushiki Kaisha Toshiba
- 当前专利权人地址： JP Tokyo
- 代理机构： Frommer Lawrence & Haug LLP
- 优先权： JP2000-295234 20000927
- 主分类号： H03K3/356
- IPC分类号： H03K3/356
摘要：
A combination circuit is switched between an active state where power is supplied thereto in response to a control signal and an inactive state where power thereto is interrupted. A flip-flop circuit connected to an input terminal of the combination circuit stores an output signal of the combination circuit in response to a clock signal. The combination circuit is set to an operative state by the control signal immediately before the flip-flop circuit operates in response to the clock signal.
公开/授权文献
信息查询
IPC分类:
