- 专利标题: Interconnection resources for programmable logic integrated circuit devices
-
申请号: US11087377申请日: 2005-03-22
-
公开(公告)号: US07123052B2公开(公告)日: 2006-10-17
- 发明人: James Schleicher , Jim Park , Sergey Shumarayev , Bruce Pederson , Tony Ngai , Wei-Jen Huang , Victor Maruri , Rakesh Patel
- 申请人: James Schleicher , Jim Park , Sergey Shumarayev , Bruce Pederson , Tony Ngai , Wei-Jen Huang , Victor Maruri , Rakesh Patel
- 申请人地址: US CA San Jose
- 专利权人: Altera Corporation
- 当前专利权人: Altera Corporation
- 当前专利权人地址: US CA San Jose
- 代理机构: Fish & Neave IP Group of Ropes & Gray LLP
- 主分类号: H03K19/177
- IPC分类号: H03K19/177
摘要:
A programmable logic device has many regions of programmable logic, together with relatively general-purpose, programmable, interconnection resources that can be used to make interconnections between virtually any of the logic regions. In addition, various types of more local interconnection resources are associated with each logic region for facilitating the making of interconnections between adjacent or nearby logic regions without the need to use the general-purpose interconnection resources for those interconnections. The local interconnection resources support flexible clustering of logic regions via relatively direct and therefore high-speed interconnections, preferably in both horizontal and vertical directions in the typically two-dimensional array of logic regions. The logic region clustering options provided by the local interconnection resources are preferably boundary-less or substantially boundary-less within the array of logic regions.
公开/授权文献
信息查询
IPC分类: