Invention Grant
- Patent Title: Process for through silicon via filing
- Patent Title (中): 通过归档通过硅的工艺
-
Application No.: US12193644Application Date: 2008-08-18
-
Publication No.: US07776741B2Publication Date: 2010-08-17
- Inventor: Jonathan D. Reid , Katie Qun Wang , Mark J. Willey
- Applicant: Jonathan D. Reid , Katie Qun Wang , Mark J. Willey
- Applicant Address: US CA San Jose
- Assignee: Novellus Systems, Inc.
- Current Assignee: Novellus Systems, Inc.
- Current Assignee Address: US CA San Jose
- Agency: Weaver Austin Villeneuve & Sampson LLP
- Main IPC: H01L21/44
- IPC: H01L21/44

Abstract:
A semiconductor electroplating process deposits copper into the through silicon via hole to completely fill the through silicon via in a substantially void free is disclosed. The through silicon via may be more than about 3 micrometers in diameter and more that about 20 micrometers deep. High copper concentration and low acidity electroplating solution is used for deposition copper into the through silicon vias.
Public/Granted literature
- US20100041226A1 Process For Through Silicon Via Filing Public/Granted day:2010-02-18
Information query
IPC分类: