Invention Grant
US07915056B2 Image sensor monitor structure in scribe area 失效
图像传感器监控结构在划片区域

Image sensor monitor structure in scribe area
Abstract:
A semiconductor die including a semiconductor chip and a test structure, located in a scribe area, is designed and manufactured. The test structure includes an array of complementary metal oxide semiconductor (CMOS) image sensors that are of the same type as CMOS image sensors employed in another array in the semiconductor chip and having a larger array size. Such a test structure is provided in a design phase by providing a design structure in which the orientations of the CMOS image sensors match between the two arrays. The test structure provides effective and accurate monitoring of manufacturing processes through in-line testing before a final test on the semiconductor chip.
Public/Granted literature
Information query
Patent Agency Ranking
0/0