发明授权
US07984354B2 Generating responses to patterns stimulating an electronic circuit with timing exception paths
有权
产生对具有定时异常路径刺激电子电路的模式的响应
- 专利标题: Generating responses to patterns stimulating an electronic circuit with timing exception paths
- 专利标题(中): 产生对具有定时异常路径刺激电子电路的模式的响应
-
申请号: US12494121申请日: 2009-06-29
-
公开(公告)号: US07984354B2公开(公告)日: 2011-07-19
- 发明人: Dhiraj Goswami , Kun-Han Tsai , Mark Kassab , Janusz Rajski
- 申请人: Dhiraj Goswami , Kun-Han Tsai , Mark Kassab , Janusz Rajski
- 申请人地址: US OR Wilsonville
- 专利权人: Mentor Graphics Corporation
- 当前专利权人: Mentor Graphics Corporation
- 当前专利权人地址: US OR Wilsonville
- 代理机构: Klarquist Sparkman, LLP
- 主分类号: G01R31/28
- IPC分类号: G01R31/28
摘要:
Improved responses can be generated to scan patterns (e.g., test patterns) for an electronic circuit designs having timing exception paths by more accurately determining the unknown values that propagate to observation points in the circuit, where the response is captured. For instance, the responses are determined more accurately by analyzing the effect of sensitizing a timing exception path during each time frame associated with a scan pattern. Path sensitization can be determined based on observing whether values injected at starting points of the timing exception paths due to signal transitions and glitches propagate to their end points. The response can be updated by masking the affected end points and propagating unknown values further in the circuit to determine whether they are captured at observation points of the circuit. For instance, the methods and systems described herein may result in reduced unknowns, improved test coverage and test compression.
公开/授权文献
信息查询