发明授权
US08516338B2 Error correcting code protected quasi-static bit communication on a high-speed bus 失效
在高速总线上纠错代码保护的准静态位通信

Error correcting code protected quasi-static bit communication on a high-speed bus
摘要:
A communication interface device, system, method, and design structure for error correcting code (ECC) protected quasi-static bit communication (SBC) on a high-speed bus are provided. The communication interface device includes high-speed sampling logic to capture high-speed data from the high-speed bus using a high-speed sampling clock and SBC sampling logic to capture SBC samples from the high-speed bus using an SBC sampling clock. The SBC sampling clock is slower than the high-speed sampling clock. The communication interface device also includes an SBC finite state machine (FSM) to detect a received SBC command in response to a static pattern persisting for a predetermined number of the SBC samples and command decoding logic to decode the received SBC command.
信息查询
0/0