Invention Grant
- Patent Title: Memory devices comprising word line structures, at least one select gate structure, and a plurality of doped regions
- Patent Title (中): 包括字线结构,至少一个选择栅结构和多个掺杂区的存储器件
-
Application No.: US14048151Application Date: 2013-10-08
-
Publication No.: US08729621B2Publication Date: 2014-05-20
- Inventor: Kirk D. Prall , Behnam Moradi , Seiichi Aritome , Di Li , Chris Larsen
- Applicant: Micron Technology, Inc.
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Wells St. John, P.S.
- Main IPC: H01L27/108
- IPC: H01L27/108

Abstract:
Disclosed is a method of forming memory devices employing halogen ion implantation and diffusion processes. In one illustrative embodiment, the method includes forming a plurality of word line structures above a semiconducting substrate, each of the word line structures comprising a gate insulation layer, performing an LDD ion implantation process to form LDD doped regions in the substrate between the word line structures, performing a halogen ion implantation process to implant atoms of halogen into the semiconducting substrate between the word line structures, and performing at least one anneal process to cause at least some of the atoms of halogen to diffuse into the gate insulation layers on adjacent word line structures.
Public/Granted literature
Information query
IPC分类: