Invention Grant
US08729621B2 Memory devices comprising word line structures, at least one select gate structure, and a plurality of doped regions 有权
包括字线结构,至少一个选择栅结构和多个掺杂区的存储器件

Memory devices comprising word line structures, at least one select gate structure, and a plurality of doped regions
Abstract:
Disclosed is a method of forming memory devices employing halogen ion implantation and diffusion processes. In one illustrative embodiment, the method includes forming a plurality of word line structures above a semiconducting substrate, each of the word line structures comprising a gate insulation layer, performing an LDD ion implantation process to form LDD doped regions in the substrate between the word line structures, performing a halogen ion implantation process to implant atoms of halogen into the semiconducting substrate between the word line structures, and performing at least one anneal process to cause at least some of the atoms of halogen to diffuse into the gate insulation layers on adjacent word line structures.
Information query
Patent Agency Ranking
0/0