Invention Grant
- Patent Title: Circuit providing load isolation and noise reduction
- Patent Title (中): 电路提供负载隔离和降噪
-
Application No.: US13412243Application Date: 2012-03-05
-
Publication No.: US08782350B2Publication Date: 2014-07-15
- Inventor: Hyun Lee , Jayesh R. Bhakta , Jeffrey C. Solomon , Mario Jesus Martinez , Chi-She Chen
- Applicant: Hyun Lee , Jayesh R. Bhakta , Jeffrey C. Solomon , Mario Jesus Martinez , Chi-She Chen
- Applicant Address: US CA Irvine
- Assignee: Netlist, Inc.
- Current Assignee: Netlist, Inc.
- Current Assignee Address: US CA Irvine
- Agent Jamie J. Zheng, Esq.
- Main IPC: G06F12/00
- IPC: G06F12/00 ; H05K1/02

Abstract:
Certain embodiments described herein include a memory module having a printed circuit board including at least one connector configured to be operatively coupled to a memory controller of a computer system. The memory module further includes a plurality of memory devices on the printed circuit board and a circuit including a first set of ports operatively coupled to at least one memory device. The circuit further includes a second set of ports operatively coupled to the at least one connector. The circuit includes a switching circuit configured to selectively operatively couple one or more ports of the second set of ports to one or more ports of the first set of ports. Each port of the first set and the second set comprises a correction circuit which reduces noise in one or more signals transmitted between the first set of ports and the second set of ports.
Public/Granted literature
- US20120250386A1 CIRCUIT PROVIDING LOAD ISOLATION AND NOISE REDUCTION Public/Granted day:2012-10-04
Information query