Invention Grant
US08826257B2 Memory disambiguation hardware to support software binary translation 有权
内存消歧硬件支持软件二进制翻译

Memory disambiguation hardware to support software binary translation
Abstract:
A method of memory disambiguation hardware to support software binary translation is provided. This method includes unrolling a set of instructions to be executed within a processor, the set of instructions having a number of memory operations. An original relative order of memory operations is determined. Then, possible reordering problems are detected and identified in software. The reordering problem being when a first memory operation has been reordered prior to and aliases to a second memory operation with respect to the original order of memory operations. The reordering problem is addressed and a relative order of memory operations to the processor is communicated.
Information query
Patent Agency Ranking
0/0