Invention Grant
US08896133B2 Semiconductor device and method of forming vertically offset conductive pillars over first substrate aligned to vertically offset BOT interconnect sites formed over second substrate
有权
半导体器件和在第一衬底上形成垂直偏移的导电柱的方法,其对准在第二衬底上形成的垂直偏移的BOT互连位置
- Patent Title: Semiconductor device and method of forming vertically offset conductive pillars over first substrate aligned to vertically offset BOT interconnect sites formed over second substrate
- Patent Title (中): 半导体器件和在第一衬底上形成垂直偏移的导电柱的方法,其对准在第二衬底上形成的垂直偏移的BOT互连位置
-
Application No.: US13870928Application Date: 2013-04-25
-
Publication No.: US08896133B2Publication Date: 2014-11-25
- Inventor: SungWon Cho , KiYoun Jang , YongHee Kang , Hyung Sang Park
- Applicant: STATS ChipPAC, Ltd.
- Applicant Address: SG Singapore
- Assignee: STATS ChipPAC, Ltd.
- Current Assignee: STATS ChipPAC, Ltd.
- Current Assignee Address: SG Singapore
- Agency: Atkins and Associates, P.C.
- Agent Robert D. Atkins
- Main IPC: H01L23/48
- IPC: H01L23/48 ; H01L21/48 ; H01L23/00 ; H01L23/498 ; H01L21/56

Abstract:
A semiconductor device has a first substrate and first conductive pillars formed over the first substrate. Second conductive pillars are formed over the first substrate alternating with the first conductive pillars. The second conductive pillars are vertically offset with respect to the first conductive pillars. First BOT interconnect sites are formed over a second substrate. Second BOT interconnect sites are formed over the second substrate alternating with the first interconnect sites. The second interconnect sites are vertically offset with respect to the first interconnect sites. The first substrate is mounted to the second substrate such that the first conductive pillars are aligned with and electrically connected to the first interconnect sites and the second conductive pillars are aligned with and electrically connected to the second interconnect sites. An underfill material is deposited between the first and second substrates. The first substrate can be a flipchip type semiconductor device.
Public/Granted literature
Information query
IPC分类: