Invention Grant
- Patent Title: Reduced uncorrectable memory errors
- Patent Title (中): 减少不可校正的内存错误
-
Application No.: US13792597Application Date: 2013-03-11
-
Publication No.: US09136873B2Publication Date: 2015-09-15
- Inventor: Kiran Pangal , Prashant S. Damle , Rajesh Sundaram , Shekoufeh Qawami , Julie M. Walker , Doyle Rivers
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Alpine Technology Law Group LLC
- Main IPC: H03M13/00
- IPC: H03M13/00 ; H03M13/05 ; H03M13/27 ; G06F11/10 ; H03M13/15 ; H03M13/19
Abstract:
Uncorrectable memory errors may be reduced by determining a logical array address for a set of memory arrays and transforming the logical array address to at least two unique array addresses based, at least in part, on logical locations of at least two memory arrays within the set of memory arrays. The at least two memory arrays are then accessed using the at least two unique array addresses, respectively.
Public/Granted literature
- US20140258804A1 REDUCED UNCORRECTABLE MEMORY ERRORS Public/Granted day:2014-09-11
Information query
IPC分类:
