Invention Grant
US09177623B2 Memory interface offset signaling 有权
存储器接口偏移信号

Memory interface offset signaling
Abstract:
A memory interface includes circuitry configured for applying a variable delay to a portion of a data signal and applying a variable delay to a data strobe. The delayed data strobe samples the delayed portion of the data signal. Delayed portions of the data signal are spaced away from non-delayed portions of the data signal by alternating the routing of delayed bits and non-delayed bits of the data signal. A training block determines and sets a value of the variable delay corresponding to a largest value of a number of recorded eye aperture widths.
Public/Granted literature
Information query
Patent Agency Ranking
0/0