Invention Grant
US09294103B2 Pre-program of clock generation circuit for faster lock coming out of reset
有权
时钟发生电路的预编程,用于更快地锁定复位
- Patent Title: Pre-program of clock generation circuit for faster lock coming out of reset
- Patent Title (中): 时钟发生电路的预编程,用于更快地锁定复位
-
Application No.: US14180976Application Date: 2014-02-14
-
Publication No.: US09294103B2Publication Date: 2016-03-22
- Inventor: Jong-Suk Lee , Shih-Chieh R. Wen , Toshinari Takayanagi , Wei-Han Lien
- Applicant: Apple Inc.
- Applicant Address: US CA Cupertino
- Assignee: Apple Inc.
- Current Assignee: Apple Inc.
- Current Assignee Address: US CA Cupertino
- Agency: Meyertons, Hood, Kivlin, Kowert & Goetzel, P.C.
- Agent Erik A. Heter
- Main IPC: H03L7/06
- IPC: H03L7/06 ; H03L7/08 ; H03K5/00

Abstract:
A method and apparatus for achieving fast PLL lock when exiting a low power state is disclosed. In one embodiment, a method includes operating a PLL in a first state in which the PLL is locked to a first frequency. The method further includes programming the PLL to operate in a second state in which the PLL is locked to a second frequency. The programming may occur while the PLL is operating in the first state, and the PLL may continue operating in the first state after programming is complete. Thereafter, the PLL may be transitioned from the first state to a low power state. Upon exiting the low power state, the PLL may transition directly to the second state, locking to the second frequency, without having to transition to the first state or lock to the first frequency.
Public/Granted literature
- US20150236705A1 Pre-Program of Clock Generation Circuit for Faster Lock Coming Out of Reset Public/Granted day:2015-08-20
Information query