Invention Grant
US09405711B2 On-chip traffic prioritization in memory 有权
内存中的片上流量优先级

On-chip traffic prioritization in memory
Abstract:
According to one embodiment, a method for traffic prioritization in a memory device includes sending a memory access request including a priority value from a processing element in the memory device to a crossbar interconnect in the memory device. The memory access request is routed through the crossbar interconnect to a memory controller in the memory device associated with the memory access request. The memory access request is received at the memory controller. The priority value of the memory access request is compared to priority values of a plurality of memory access requests stored in a queue of the memory controller to determine a highest priority memory access request. A next memory access request is performed by the memory controller based on the highest priority memory access request.
Public/Granted literature
Information query
Patent Agency Ranking
0/0