- 专利标题: Microelectronic package utilizing multiple bumpless build-up structures and through-silicon vias
-
申请号: US14986542申请日: 2015-12-31
-
公开(公告)号: US09613920B2公开(公告)日: 2017-04-04
- 发明人: Eng Huat Goh , Hoay Tien Teoh
- 申请人: Intel Corporation
- 申请人地址: US CA Santa Clara
- 专利权人: Intel Corporation
- 当前专利权人: Intel Corporation
- 当前专利权人地址: US CA Santa Clara
- 代理机构: Winkle, PLLC
- 主分类号: H01L23/00
- IPC分类号: H01L23/00 ; H01L21/50 ; H01L23/48 ; H01L23/29 ; H01L23/538 ; H01L21/768 ; H01L23/31
摘要:
A microelectronic package having a first bumpless build-up layer structure adjacent an active surface and sides of a microelectronic device and a second bumpless build-up layer structure adjacent a back surface of the microelectronic device, wherein conductive routes are formed through the first bumpless build-up layer from the microelectronic device active surface to conductive routes in the second bumpless build-up layer structure and wherein through-silicon vias adjacent the microelectronic device back surface and extending into the microelectronic device are electrically connected to the second bumpless build-up layer structure conductive routes.
公开/授权文献
信息查询
IPC分类: