System and method to inhibit erasing of portion of sector of split gate flash memory cells
Abstract:
A system and method to inhibit the erasing of a portion of a sector of split gate flash memory cells while allowing the remainder of the sector to be erased is disclosed. The inhibiting is controlled by control logic that applies one or more bias voltages to the portion of the sector whose erasure is to be inhibited.
Information query
Patent Agency Ranking
0/0