Power gate for latch-up prevention
Abstract:
In an embodiment of the invention, power is provided to an SRAM array without causing latch-up by charging the positive voltage node in the SRAM array and the Nwell regions in the SRAM at approximately the same rate.
Public/Granted literature
Information query
Patent Agency Ranking
0/0