Invention Grant
- Patent Title: Chip-to-chip signaling link timing calibration
-
Application No.: US14951150Application Date: 2015-11-24
-
Publication No.: US09753521B2Publication Date: 2017-09-05
- Inventor: Frederick A. Ware , Robert E. Palmer , John W. Poulton , Andrew M. Fuller
- Applicant: Rambus Inc.
- Applicant Address: US CA Sunnyvale
- Assignee: Rambus Inc.
- Current Assignee: Rambus Inc.
- Current Assignee Address: US CA Sunnyvale
- Agent Charles Shemwell
- Main IPC: G06F1/04
- IPC: G06F1/04 ; G06F1/08 ; G06F1/32 ; G11C7/04 ; G11C7/10 ; G11C7/22 ; G11C11/4076 ; G11C11/4096 ; G06F13/16 ; G06F1/12 ; G06F3/06 ; G06F9/38 ; G06F12/0855 ; G06F13/36

Abstract:
In an integrated circuit device that outputs data values during respective transmit intervals defined by transitions of a transmit clock, the phase of the transmit clock is shifted by half a transmit interval to enable a timing calibration operation. Thereafter, a sequence of data values is transmitted to another integrated circuit device in response to the phase-shifted transmit clock and a samples of the sequence of data values are received from the other integrated circuit device. The received samples are compared with the sequence of data values to determine a phase update value, including comparing at least one received sample with two adjacent data values within the sequence of data values, and the phase of the transmit clock is incrementally advanced or retarded according to the phase update value.
Public/Granted literature
- US20160147281A1 MEMORY CONTROLLER WITH TRANSACTION-QUEUE-DEPENDENT POWER MODES Public/Granted day:2016-05-26
Information query