- 专利标题: Semiconductor device
-
申请号: US13729322申请日: 2012-12-28
-
公开(公告)号: US09865742B2公开(公告)日: 2018-01-09
- 发明人: Shunpei Yamazaki , Jun Koyama , Masahiro Takahashi , Hideyuki Kishida , Akiharu Miyanaga , Yasuo Nakamura , Junpei Sugao , Hideki Uochi
- 申请人: Semiconductor Energy Laboratory Co., Ltd.
- 申请人地址: JP Atsugi-shi, Kanagawa-ken
- 专利权人: Semiconductor Energy Laboratory Co., Ltd.
- 当前专利权人: Semiconductor Energy Laboratory Co., Ltd.
- 当前专利权人地址: JP Atsugi-shi, Kanagawa-ken
- 代理机构: Fish & Richardson P.C.
- 优先权: JP2009-235792 20091009
- 主分类号: H01L27/14
- IPC分类号: H01L27/14 ; H01L29/786 ; H01L27/12 ; H01L29/45 ; H01L29/66
摘要:
It is an object to provide a semiconductor device typified by a display device having a favorable display quality, in which parasitic resistance generated in a connection portion between a semiconductor layer and an electrode is suppressed and an adverse effect such as voltage drop, a defect in signal wiring to a pixel, a defect in grayscale, and the like due to wiring resistance are prevented. In order to achieve the above object, a semiconductor device according to the present invention may have a structure where a wiring with low resistance is connected to a thin film transistor in which a source electrode and a drain electrode that include metal with high oxygen affinity are connected to an oxide semiconductor layer with a suppressed impurity concentration. In addition, the thin film transistor including the oxide semiconductor may be surrounded by insulating films to be sealed.
公开/授权文献
- US20130113044A1 SEMICONDUCTOR DEVICE 公开/授权日:2013-05-09
信息查询
IPC分类: