Method of forming emitter and intrinsic base regions of a bipolar transistor
    2.
    发明公开
    Method of forming emitter and intrinsic base regions of a bipolar transistor 失效
    形成双极晶体管的发射极和内部基极区域的方法

    公开(公告)号:EP0090940A3

    公开(公告)日:1986-10-01

    申请号:EP83101761

    申请日:1983-02-23

    摘要: A method for fabricating high performance NPN bipolar transistors which result in shallow, narrow base devices is described. The method includes depositing a polycrystalline silicon layer (30) over a monocrystalline silicon surface in which the base and emitter regions (42, 44) of the transistor are to be formed. Boron ions (32) are ion implanted into the polycrystalline silicon layer (30) near the interface of the polycrystalline silicon layer with the monocrystalline silicon layer. An annealing of the layer structure partially drives in the boron into the monocrystalline silicon substrate. Arsenic ions (38) are ion implanted into the polycrystalline silicon layer (30). A second annealing step is utilized to fully drive in the boron to form the base region (42) and simultaneously therewith drive in the arsenic to form the emitter region (44) of the transistor. This process involving a two-step annealing process for the boron implanting ions is necessary to create a base with sufficient width and doping to avoid punch-through. There is also described a method for forming NPN transistors in an integrated circuit.

    Method of forming emitter and intrinsic base regions of a bipolar transistor
    3.
    发明公开
    Method of forming emitter and intrinsic base regions of a bipolar transistor 失效
    一种用于制造双极晶体管的发射极和本征基极区域的方法。

    公开(公告)号:EP0090940A2

    公开(公告)日:1983-10-12

    申请号:EP83101761.1

    申请日:1983-02-23

    摘要: A method for fabricating high performance NPN bipolar transistors which result in shallow, narrow base devices is described.
    The method includes depositing a polycrystalline silicon layer (30) over a monocrystalline silicon surface in which the base and emitter regions (42, 44) of the transistor are to be formed. Boron ions (32) are ion implanted into the polycrystalline silicon layer (30) near the interface of the polycrystalline silicon layer with the monocrystalline silicon layer. An annealing of the layer structure partially drives in the boron into the monocrystalline silicon substrate. Arsenic ions (38) are ion implanted into the polycrystalline silicon layer (30). A second annealing step is utilized to fully drive in the boron to form the base region (42) and simultaneously therewith drive in the arsenic to form the emitter region (44) of the transistor. This process involving a two-step annealing process for the boron implanting ions is necessary to create a base with sufficient width and doping to avoid punch-through. There is also described a method for forming NPN transistors in an integrated circuit.