摘要:
A transistor circuit (1), comprising a first differential amplifier (N₁, N₂) which is composed of a differential pair (N₁, N₂) and a current mirror (P₂, P₃). The transistor circuit in accordance with the invention comprises a second differential amplifier (10) which measures a differential offset voltage and reduces this offset voltage by means of common mode current feedback. The transistor circuit thus offers a stable amplifier having a high speed and a low offset voltage. Such a transistor circuit can be advantageously used in a logic output buffer so that, for example an ECL output buffer can be realized in CMOS.
摘要:
The first (T₁) and the second (T₂) output transistor of an amplifier arrangement are push-pull driven by means of a drive circuit (10) having two transistors (T₁₁, T₁₂) which are each loaded by a current source (T₁₃, T₁₄). Currents which are a measure of the currents flowing through the first (T₁) and the second (T₂) output transistor are generated by a first (20) and second (30) current measuring means. These currents are applied to a negative feedback means (40) which controls the current intensity of the current sources (T₁₃, T₁₄) in such a way that the harmonic mean value of the currents flowing through the first (T₁) and the second (T₂) output transistor is substantially equal to a reference value.
摘要:
57 A bias current (I t ) which is dependent on the input signal (V i ) is applied to the junction point (2) of the source electrodes of a first and a second transistor (T 1 , T 2 ). The amplifier comprises a control circuit, which ensures that this bias current (l t ) cannot increase more than is necessary to obtain a high slew rate, thereby minimizing dissipation by the arrangement. This control circuit comprises a third and a fourth transistor (T 3 , T 4 ) which are arranged in parallel with the first transistor (T,) and the second transistor (T 2 ), respectively, and which carry currents (l 3 ,l 4 ) which are proportional to the currents (l 1 , l 2 ) in the first and the second transistor (T,, T 2 ). A selection circuit (5) applies the smaller of the two currents (I 3 , 1 4 ) in the third and the fourth transistor (T 3 , T 4 ) to an output (8), where this current is compared with a reference current (I 0 ) from a current source (9). The difference between these currents is applied to a current amplifier (10), which supplies an increasing bias current (l t ) until the smaller of the two currents (1 3 , 1 4 ) in the third and the fourth transistor (T 3 , T 4 ) has become equal to the reference current (l o ).
摘要:
An integrated memory comprising a sense amplifier which has an equalizing effect on voltages on the inputs of the sense amplifier, the sense amplifier comprising a parallel connection of a first and a second current branch, each current branch including a control transistor whose source is connected to a relevant input and whose gate is connected to the drain of the control transistor in the other current branch, a load transistor whose gate receives a selection signal being connected in said current branch in series with the control transistor.
摘要:
An arrangement is proposed for measuring a quiescent current of a digital IC. The arrangement comprises a current sensor in series with the IC and the supply, voltage stabilization means for stabilizing the voltage across the IC and signal processing means coupled thereto for processing the measured quiescent current. The quiescent current is measured when no flip-flops are switched in the IC. By means of the arrangement, there can be measured rapidly and accurately whether the quiescent current assumes an abnormal value, which indicates that the IC exhibits defects. The signal processing means comprise a current mirror, which is coupled to a current comparator circuit supplying a digital output signal for determining a defect.
摘要:
A amplifier circuit comprises a first transistor (T₁) and a second transistor (T₂) whose emitters are each connected via a first resistor (R₁) to a point (2) which is connected to the power-supply terminal (3) by means of a current source (1). The bases of said transistors are connected to input terminals (4, 5) and via a second resistor (R₂) each to the base of a third transistor (T₃) whose emitter is connected to the terminal (2). The linearity of the circuit is improved by arranging a fourth transistor (T₄) and a fifth transistor (T₅) in series with the collector-emitter paths of the first transistor (T₁) and the second transistor (T₂) which fourth and fifth transistor have their bases connected to a reference terminal (7) and have their emitters interconnected by means of a third resistor (R₃).