利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

265 条记录 (耗时 0.023 秒)

    LOW LATENCY MATRIX MULTIPLY UNIT
    23.
    发明公开
    LOW LATENCY MATRIX MULTIPLY UNIT 审中-公开

    公开(公告)号：EP3800563A1

    公开(公告)日：2021-04-07

    申请号：EP20198533.0

    申请日：2018-05-17

    申请人： Google LLC

    发明人： PHELPS, Andrew Everett ,  JOUPPI, Norman Paul

    IPC分类号： G06F17/16

    摘要： Methods, systems, and apparatus for a matrix multiply unit implemented as a systolic array of cells are disclosed. The matrix multiply unit may include cells arranged in columns of the systolic array. Two chains of weight shift registers per column of the systolic array are in the matrix multiply unit. Each weight shift register is connected to only one chain and each cell is connected to only one weight shift register. A weight matrix register per cell is configured to store a weight input received from a weight shift register. A multiply unit is coupled to the weight matrix register and configured to multiply the weight input of the weight matrix register with a vector data input in order to obtain a multiplication result.