利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

1365 条记录 (耗时 0.019 秒)

    DATA EFFICIENT QUANTIZATION TABLE FOR A DIGITAL VIDEO SIGNAL PROCESSOR
    53.
    发明授权
    DATA EFFICIENT QUANTIZATION TABLE FOR A DIGITAL VIDEO SIGNAL PROCESSOR 失效
    高效的数据量化数字视频信号处理器

    公开(公告)号：EP0945021B1

    公开(公告)日：2001-10-24

    申请号：EP97952225.7

    申请日：1997-11-25

    申请人： THOMSON CONSUMER ELECTRONICS, INC.

    发明人： YU, Haoping ,  CANFIELD, Barth, Alan ,  BEYERS, Billy, Wesley, Jr. ,  LAM, Wai-man

    IPC分类号： H04N7/30 ,  H04N7/34

    CPC分类号： H04N19/428 ,  H04N19/13 ,  H04N19/423 ,  H04N19/593 ,  H04N19/60 ,  H04N19/61 ,  H04N19/91

    摘要： An MPEG coded and compressed video signal is received and decompressed for display. Prior to storing frames required for motion compensation in memory (14), pixel blocks are recompressed by quantizing (20) DPCM prediction error values (18) to reduce bandwidth and frame memory requirements. Fixed length quantization and dequantization tables (Fig. 2) have N levels (e.g., 15 levels), and each level has an associated output symbol of predominantly M bits (e.g., 4 bits), except that at least one of said N levels (e.g., level 7) is defined by a unique short symbol having less than M bits (e.g., 3 bits). One of the M bits may be reserved as a sign bit. Each time a short symbol is used to represent a data value, bandwidth and memory are reduced and/or preserved for other uses, for example, inserting overhead data into a fixed-size data stream. For large sequences of data, such as exists for video data for example, the reduction in memory and bandwidth is significant.

    Synchronized high voltage generator
    55.
    发明公开
    Synchronized high voltage generator 审中-公开
    同步高电压发生器

    公开(公告)号：EP0978998A3

    公开(公告)日：2001-09-19

    申请号：EP99401966.9

    申请日：1999-08-02

    申请人： Thomson Consumer Electronics, Inc.

    发明人： Fernsler, Ronald Eugène

    IPC分类号： H04N3/185 ,  H04N3/27

    CPC分类号： H04N3/185 ,  H04N5/46

    摘要： In a video display operable at multiple horizontal scanning frequencies, a synchronized high voltage generator (200) is substantially undisturbed during synchronizing source selection or interruption. The generator comprises a controlled oscillator (210) generating a drive signal (211). A source of pulses (Hrt) synchronizes the controlled oscillator (210) and has a plurality of scanning frequencies. A high voltage generator (250) is coupled to the drive signal (211) and generates a display energizing supply (202). The scanning frequencies occur in two frequency bands, and when synchronized the oscillator (210) generates the drive signal having a frequency only in a higher frequency band of the two frequency bands. In a further inventive arrangement a high voltage generator (200) for a video display is operable at a plurality of horizontal scanning frequencies and is controlled such that the high voltage supply remains substantially constant during an interruption of horizontal scanning pulses (Hrt) from the source.

    Field synchronization system maintaining interlace integrity
    56.
    发明公开
    Field synchronization system maintaining interlace integrity 失效
    系统领域的同步，其中交错遗体

    公开(公告)号：EP1130909A2

    公开(公告)日：2001-09-05

    申请号：EP01111808.0

    申请日：1991-05-29

    申请人： THOMSON CONSUMER ELECTRONICS, INC.

    发明人： Ersoz, Nathaniel Haluk ,  Canfield, Barth Alan

    IPC分类号： H04N5/44 ,  H04N5/45

    CPC分类号： H04N9/641 ,  G06T3/0012 ,  G06T3/4007 ,  H04N3/223 ,  H04N3/227 ,  H04N3/27 ,  H04N5/2624 ,  H04N5/45 ,  H04N7/007 ,  H04N7/01 ,  H04N7/0105 ,  H04N7/0122 ,  H04N7/015 ,  H04N9/64 ,  H04N19/90

    摘要： First and second field type detectors for first and second video signals have outputs indicating whether the video signals have first or second field types. The first video signal is synchronized with the second video signal for a combined display by a synchronous field memory and an asynchronous multiple line memory. The field type of the second video signal is changed when necessary to match the field type of the first video signal to maintain interlace integrity in the combined display. A field type changing circuit, which controls the synchronizing, has a first mode of operation which delays writing a current field of the first field type by one horizontal line period, a second mode of operation which advances writing a current field of the second field type by one horizontal line period and a third mode of operation which maintains a current field type. A comparison of the field type of the second signal to the field type of the first signal results in an output signal indicating one of a plurality of comparison outcomes, wherein the first and second video signals have the same field type, wherein the first video signal has the first field type and the second video signal has the second field type and wherein the first video signal has the second field type and the second video signal ha the first field type. A plurality of selectable interlace correction signals are generated, each being appropriate for one of the plurality of comparison outcomes.

    Control of consumer recording equipment
    60.
    发明公开
    Control of consumer recording equipment 失效
    Aufnahmeanlagensteuerung

    公开(公告)号：EP1096795A1

    公开(公告)日：2001-05-02

    申请号：EP01101344.8

    申请日：1997-12-17

    申请人： THOMSON CONSUMER ELECTRONICS, INC.

    发明人： Blatter, Harold

    IPC分类号： H04N5/913

    CPC分类号： H04N9/8042 ,  H04N5/765 ,  H04N5/775 ,  H04N5/913 ,  H04N2005/91314 ,  H04N2005/91321 ,  H04N2005/91328 ,  H04N2005/91364

    摘要： An Apparatus (100) for processing a source (101A) of compressed digital video and control data occurring in transport packets. The apparatus (100) comprises a deriving means (104) responsive to the source (101A) for deriving copy control data (104A) from the transport packets. A generating means (105) responsive to the copy control data(104A) for generating a copy control word (CC). A forming means (108) for forming a superpacket (SP) including the copy control word (CC) and the transport packets (TP).

    摘要翻译： 一种用于处理在传输分组中出现的压缩数字视频和控制数据的源（101A）的装置（100）。 所述设备（100）包括响应于所述源（101A）从所述传输分组导出复制控制数据（104A）的导出装置（104）。 响应于复制控制数据（104A）产生复制控制字（CC）的生成装置（105）。 一种用于形成包括复制控制字（CC）和传输封包（TP）的超级封装（SP）的形成装置（108）。