MULTI-OPERATIONAL MODE TRANSISTOR WITH MULTIPLE-CHANNEL DEVICE STRUCTURE
    1.
    发明公开
    MULTI-OPERATIONAL MODE TRANSISTOR WITH MULTIPLE-CHANNEL DEVICE STRUCTURE 审中-公开
    与多通道器件的结构和方法多种模式晶体管

    公开(公告)号:EP1958263A1

    公开(公告)日:2008-08-20

    申请号:EP06837646.6

    申请日:2006-11-15

    IPC分类号: H01L29/78 H01L21/336

    摘要: A multiple operating mode transistor is provided in which multiple channels (15) having different respective operational characteristics are employed. Multiple channels (15) have threshold voltages that are independently adjustable. The independent adjustment of the threshold voltage includes providing at least one of different respective doping concentrations in the different channels (15), different respective gate dielectric thicknesses for the different gate dielectrics (14a-14c) separating the channels (15), and different respective silicon channel thicknesses for the different channels (15).

    REPLACEMENT METAL GATE TRANSISTORS WITH REDUCED GATE OXIDE LEAKAGE
    3.
    发明公开
    REPLACEMENT METAL GATE TRANSISTORS WITH REDUCED GATE OXIDE LEAKAGE 有权
    WITH REDUCED栅极氧化物LEAK REPLACEMENT金属栅极晶体管

    公开(公告)号:EP1946379A2

    公开(公告)日:2008-07-23

    申请号:EP06836832.3

    申请日:2006-11-02

    摘要: Thin effective gate oxide thickness with reduced leakage for replacement metal gate transistors is achieved by forming a protective layer (70) between the gate oxide layer (12) and metal gate electrode (60), thereby reducing stress. Embodiments include forming a protective layer of amorphous carbon (70) containing metal carbides decreasing in concentration from the metal gate electrode (60) toward the gate oxide layer (12) across the protective layer. Embodiments of methodology include removing the removable gate, depositing a layer of amorphous carbon on the gate oxide layer, forming the metal gate electrode (60) and then heating at an elevated temperature to diffuse metal from the metal gate electrode into the amorphous carbon layer (70), thereby forming the metal carbides. Embodiments also include metal gate transistors with a gate oxide layer (82) having a high dielectric constant and silicon concentrated at the interfaces with the metal gate electrode (100) and substrate (10).