利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

12 条记录 (耗时 0.012 秒)

    METHOD AND SYSTEM FOR MANAGING BIOS CONFIGURATION DATA OF BASIC INPUT/OUTPUT SYSTEM
    5.
    发明公开
    METHOD AND SYSTEM FOR MANAGING BIOS CONFIGURATION DATA OF BASIC INPUT/OUTPUT SYSTEM 审中-公开
    方法和SYSTEM FOR A BASISEIN- /输出系统BIOS驾驭配置数据

    公开(公告)号：EP2680137A4

    公开(公告)日：2014-03-26

    申请号：EP11869795

    申请日：2011-07-27

    申请人： HUAWEI TECH CO LTD

    发明人： TAO LIN ,  LI YI ,  WANG FEIZHOU ,  LI HUADONG

    IPC分类号： G06F9/445 ,  G06F9/44 ,  G06F11/14

    CPC分类号： G06F9/44505 ,  G06F8/65 ,  G06F9/4401

    摘要： Disclosed in the present invention are a method and a system for managing BIOS configuration data of a basic input/output system. The method includes: reading a BIOS program code, and executing a BIOS program; when executing the BIOS program, executing different code segments in the BIOS program according to read BIOS configuration data; and when new BIOS configuration data is required for executing the BIOS program, using a value in a new storage area as the new BIOS configuration data. Through the solution provided by the present invention, it can be ensured that, after the BIOS program is upgraded and when the number of configuration items is increased, current BIOS configuration data in a storage medium is still read effectively.

    METHOD AND APPARATUS FOR DATA FLOW RESTRICTION
    7.
    发明授权
    METHOD AND APPARATUS FOR DATA FLOW RESTRICTION 有权

    公开(公告)号：EP3101851B1

    公开(公告)日：2018-01-10

    申请号：EP14880535

    申请日：2014-09-25

    申请人： HUAWEI TECH CO LTD

    发明人： LI YI

    IPC分类号： H04L12/801 ,  H04L12/64 ,  H04L12/703 ,  H04L12/709 ,  H04L12/761 ,  H04L12/819 ,  H04L12/911

    CPC分类号： H04L47/70 ,  H04L12/6418 ,  H04L45/16 ,  H04L45/245 ,  H04L45/28 ,  H04L47/215 ,  Y02D50/30

    摘要： The present invention provides a method and an apparatus for data traffic restriction, which is applied to a network device where a link aggregation group interface includes member ports located on different chipsets of single boards, firstly, configuring, for each link aggregation group interface, a credit bucket for storing tokens overflowing from a token bucket corresponding to each member port, and the tokens overflowing from the different token buckets are distinctively labeled; receiving a packet to be sent, if a number of tokens in the token bucket is not sufficient for sending the packet to be sent, borrowing, from the credit bucket, tokens overflowing from a non-current token bucket, if the tokens of the current token bucket and the borrowed tokens are sufficient for sending the packet to be sent, sending the packet to be sent, and meanwhile, reducing the number of tokens in the current token bucket and tokens in the credit bucket. A dynamic restriction of data traffic over a plurality of links of each link aggregation group interface in the network equipment is achieved, so that the sum of the data traffic over the member ports in the link aggregation group interfaces can be better matched with the entire data traffic restricted for the link aggregation group interfaces.

    LATCH AND D TRIGGER
    8.
    发明公开
    LATCH AND D TRIGGER 审中-公开
    锁和D-TIMER

    公开(公告)号：EP3125248A4

    公开(公告)日：2017-04-05

    申请号：EP14890156

    申请日：2014-04-22

    申请人： HUAWEI TECH CO LTD

    发明人： MIAO XIANGSHUI ,  LI YI ,  ZHOU YAXIONG ,  XU RONGGANG ,  ZHAO JUNFENG ,  ZHANG SHUJIE

    IPC分类号： G11C11/00 ,  H03K3/037

    CPC分类号： H03K3/35625 ,  G11C13/0002 ,  H03K3/0372

    摘要： Embodiments of the present invention provide a latch and a D flip-flop. The latch includes: a switch, a resistive random-access memory, a bleeder circuit, and a voltage converter. When the switch is in an on state, the voltage converter is configured to output an output signal of the latch according to an input signal of the latch, where the output signal remains consistent with the input signal. When the switch changes from the on state to an off state, the resistive random-access memory is configured to work together with the bleeder circuit to enable an output signal of the latch when the switch is in the off state to remain consistent with an output signal of the latch when the switch is in the on state, thereby implementing a nonvolatile latching function. Because fewer components are used in the latch in the embodiments of the present invention, a circuit structure is simple, a circuit area is reduced, and integrity of an existing logic circuit can be improved.

    METHOD AND APPARATUS FOR DATA FLOW RESTRICTION
    9.
    发明公开
    METHOD AND APPARATUS FOR DATA FLOW RESTRICTION 有权
    VERFAHREN UND VORRICHTUNGFÜRDATENFLUSSBEGRENZUNG

    公开(公告)号：EP3101851A4

    公开(公告)日：2017-02-15

    申请号：EP14880535

    申请日：2014-09-25

    申请人： HUAWEI TECH CO LTD

    发明人： LI YI

    IPC分类号： H04L12/801 ,  H04L12/64 ,  H04L12/703 ,  H04L12/709 ,  H04L12/761 ,  H04L12/819 ,  H04L12/911

    CPC分类号： H04L47/70 ,  H04L12/6418 ,  H04L45/16 ,  H04L45/245 ,  H04L45/28 ,  H04L47/215 ,  Y02D50/30

    摘要： The present invention provides a method and an apparatus for data traffic restriction, which is applied to a network device where a link aggregation group interface includes member ports located on different chipsets of single boards, firstly, configuring, for each link aggregation group interface, a credit bucket for storing tokens overflowing from a token bucket corresponding to each member port, and the tokens overflowing from the different token buckets are distinctively labeled; receiving a packet to be sent, if a number of tokens in the token bucket is not sufficient for sending the packet to be sent, borrowing, from the credit bucket, tokens overflowing from a non-current token bucket, if the tokens of the current token bucket and the borrowed tokens are sufficient for sending the packet to be sent, sending the packet to be sent, and meanwhile, reducing the number of tokens in the current token bucket and tokens in the credit bucket. A dynamic restriction of data traffic over a plurality of links of each link aggregation group interface in the network equipment is achieved, so that the sum of the data traffic over the member ports in the link aggregation group interfaces can be better matched with the entire data traffic restricted for the link aggregation group interfaces.

    摘要翻译： 本发明提供了一种数据流量限制的方法和装置，其应用于链路聚合组接口包括位于单板不同芯片组上的成员端口的网络设备，首先，为每个链路聚合组接口配置一个 用于存储从与每个成员端口相对应的令牌桶溢出的令牌的信用桶，以及从不同令牌桶溢出的令牌被区别地标记; 如果令牌桶中的多个令牌不足以发送要发送的分组，从信用桶借用从非当前令牌桶溢出的令牌，则如果当前的令牌，则接收要发送的分组 令牌桶和借用的令牌足以发送要发送的数据包，发送要发送的数据包，同时减少当前令牌桶中的令牌数量和信用存储桶中的令牌。 实现网络设备中每个链路聚合组接口的多个链路上数据流量的动态限制，使得链路聚合组接口中成员端口的数据流量之和可以与整个数据更好地匹配 流量限制为链路聚合组接口。