-
公开(公告)号：EP2622427B1
公开(公告)日：2015-11-18
申请号：EP11770727.3
申请日：2011-09-30
申请人： ST-Ericsson SA
IPC分类号： G05F3/26
CPC分类号： G05F3/262
-
2.发明公开PA LOAD-LINE TUNING WITH CAPACITORS AROUND A BALUN 审中-公开BELASTUNGSLINIENSABSTIMMUNG的电容器的功率放大器是BALUN
公开(公告)号：EP2619902A1
公开(公告)日：2013-07-31
申请号：EP11758489.6
申请日：2011-09-23
申请人： ST-Ericsson SA
CPC分类号： H03F1/565 , H03F3/195 , H03F3/24 , H03F3/45475 , H03F2200/09 , H03F2200/378 , H03F2200/387 , H03F2200/391 , H03F2200/537 , H03F2200/541 , H03F2200/546 , H03F2203/45731 , H03H7/40 , H03H7/42 , H03H2210/00
摘要： An on-chip power amplifier (100) includes first (130) and second (140) variable capacitors connected in parallel with first (124) and second (126) windings, respectively, of an on-chip balun (122). The first balun winding (124) connects between the differential outputs of an on-chip differential amplifier (110). Varying the first variable capacitor (130) changes the imaginary part of the load impedance of the differential amplifier (110), while varying the second variable capacitor (140) changes the real part of the load impedance of the differential amplifier (110). In one embodiment, the first (130) and second (140) variable capacitors are generally orthogonal, such that the first (130) and second (140) variable capacitors are less than 25% correlated. As a result, varying the first variable capacitor (130) has little impact on the real part of the load impedance, and varying the second variable capacitor (140) has little impact on the imaginary part of the load impedance. In this way the load impedance can be tuned to the optimum performance.
-
公开(公告)号：EP2622736A1
公开(公告)日：2013-08-07
申请号：EP11767416.8
申请日：2011-09-30
申请人： ST-Ericsson SA
摘要： An amplification unit reduces a duty cycle of a digital signal at a carrier radio frequency to optimize the efficiency of the RF power amplifier that amplifies the reduced duty cycle signal. An exemplary amplification unit includes a duty cycle controller and a digital power amplifier. A delay unit in the duty cycle controller applies a delay to an input digital signal at the carrier radio frequency to generate a delayed signal at the carrier radio frequency. A logic gate in the duty cycle controller logically combines the input digital signal with the delayed signal to generate a modified digital signal at the carrier radio frequency, where the modified input digital signal has a reduced duty cycle relative to that of the input digital signal. Amplifying the modified digital signal in the digital RF power amplifier generates an amplified analog signal at the carrier radio frequency while improving amplifier efficiency.
-
公开(公告)号：EP2619903A1
公开(公告)日：2013-07-31
申请号：EP11764518.4
申请日：2011-09-23
申请人： ST-Ericsson SA
CPC分类号： H03F1/56 , H03F3/24 , H03F2200/378 , H03F2200/387 , H03F2200/391 , H03F2200/435 , H03F2203/21139 , H03H7/40 , H04B1/0458
摘要： A calibration unit calibrates a power amplifier load impedance to achieve a nominal amplifier load impedance after the connection of one or more external elements, e.g., antenna, to improve the accuracy and effectiveness of output power calibration. The calibration unit comprises an adaptive impedance unit and a controller. The adaptive impedance unit includes first and second variable impedance elements connected between the amplifier and the external load, e.g., antenna. The controller independently calibrates the imaginary and real parts of the load impedance by respectively selecting first and second calibration values for the first and second variable impedance elements based on a reference voltage. More particularly, the controller selects calibration values for the first and second variable impedance elements from a plurality of impedance values based on a comparison between a reference voltage and the calibrated voltages produced at the output of the power amplifier responsive to the impedance values.
-
公开(公告)号：EP2622427A2
公开(公告)日：2013-08-07
申请号：EP11770727.3
申请日：2011-09-30
申请人： ST-Ericsson SA
IPC分类号： G05F3/26
CPC分类号： G05F3/262
摘要： A current mirror circuit exhibits improved current matching by applying a switching signal to ground path switches in series with transistors in both a reference path and an output path of the current mirror. The switching signal may comprise a high-frequency signal, which may be phase modulated. A plurality of matched, parallel-connected output transistors may be selectively enabled by qualifying the switching signal applied to each corresponding series-connected ground path switches by decoded digital modulation data. In one embodiment, the modulation data is decoded to thermometer-coded representation. In one embodiment, the switching signal path is identical to the reference and output circuits.
-
6.发明公开CURRENT SAVING BY REDUCED MODULATION CODE AND SELECTIVE GATING OF RF SIGNAL BUFFERS 有权SAVING缩减调制码和射频信号缓冲器选择性控制
公开(公告)号：EP2622735A1
公开(公告)日：2013-08-07
申请号：EP11764536.6
申请日：2011-09-30
申请人： ST-Ericsson SA
CPC分类号： H03F3/217 , H03F1/0277 , H03F3/72
摘要： A polar modulation power amplifier employs both thermometer coded and binary coded amplitude modulation data. The thermometer coded amplitude modulation data selectively activates one or more equally weighted power amplifier cells. The binary coded amplitude modulation data selectively activates one or more binary weighted power amplifier cells. When less than full output power is required and the MSBs of the amplitude modulation data are zero (reducing output power at the expense of quantization noise), the power dissipated by RF signal buffers for the unused power amplifier cells corresponding to the MSBs is substantially reduced by gating off the RF signal upstream of the buffers.
-
-
-
-
-
搜索结果
6 条记录 (耗时 0.009 秒)
