THREE-LEVEL INVERTER, CONTROL METHOD, AND SYSTEM

    公开(公告)号:US20230216426A1

    公开(公告)日:2023-07-06

    申请号:US18180258

    申请日:2023-03-08

    CPC classification number: H02M7/483 H02M1/36 H02M1/126

    Abstract: A three-level inverter includes controllable switch components T1 to T6. Each of the controllable switch components includes a parallel connected junction capacitor and an anti-parallel connected diode. A first terminal of T1 is connected to a positive direct current bus, a second terminal of T4 is connected to a negative direct current bus, a second terminal of T1 is connected to first terminals of T2 and T5. A controller is configured to: in a positive half cycle, control T3 to be conducted after T1 is conducted, and control T3 to be disconnected before T1 is conducted next time; and in a negative half cycle, control T2 to be conducted after T4 is conducted, and control T2 to be disconnected before T4 is conducted next time. The three-level inverter can balance voltages of the controllable switch components.

Patent Agency Ranking