-
公开(公告)号：US20200004622A1
公开(公告)日：2020-01-02
申请号：US16559695
申请日：2019-09-04
Applicant: MACRONIX INTERNATIONAL CO., LTD.
Inventor： Shih-Chang Huang , Kun-Tse Lee
IPC: G06F11/10
Abstract: A method for programming a non-volatile memory in a programming operation is provided. The non-volatile memory has a number of cells and each of part of the cells store data having at least 2 bits at least corresponding to a first page and a second page. The method includes the following steps. At least one programming pulse is provided. At least one first program-verify pulse is provided. A program-fail-reference signal is enabled. At least one second program-verify pulse is provided after enabling the program-fail-reference signal.
-
Patent Agency Ranking
公开(公告)号：US11048582B2
公开(公告)日：2021-06-29
申请号：US16559695
申请日：2019-09-04
Applicant: MACRONIX INTERNATIONAL CO., LTD.
Inventor： Shih-Chang Huang , Kun-Tse Lee
IPC: G06F11/10
Abstract: A method for programming a non-volatile memory in a programming operation is provided. The non-volatile memory has a number of cells and each of part of the cells store data having at least 2 bits at least corresponding to a first page and a second page. The method includes the following steps. At least one programming pulse is provided. At least one first program-verify pulse is provided. A program-fail-reference signal is enabled. At least one second program-verify pulse is provided after enabling the program-fail-reference signal.
-
公开(公告)号：US12237024B2
公开(公告)日：2025-02-25
申请号：US17894838
申请日：2022-08-24
Applicant: MACRONIX International Co., Ltd.
Inventor： Kun-Tse Lee , Han-Sung Chen , Shih-Chang Huang
Abstract: A memory device and a programming method thereof are provided. The programming method includes the following steps. According to a step value, based on an incremental step pulse programming scheme, multiple programming operations are performed for a selected memory page. In a setting mode, multiple program verify operations are respectively performed corresponding to the programming operations to respectively generate multiple pass bit numbers. In the setting mode, a pass bit number difference value of two pass bit numbers corresponding to two programming operations is calculated. In the setting mode, an amount of the step value is adjusted according to the pass bit number difference value.
-
公开(公告)号：US20240071523A1
公开(公告)日：2024-02-29
申请号：US17894838
申请日：2022-08-24
Applicant: MACRONIX International Co., Ltd.
Inventor： Kun-Tse Lee , Han-Sung Chen , Shih-Chang Huang
CPC classification number: G11C16/3459 , G11C16/08 , G11C16/102 , G11C16/28
Abstract: A memory device and a programming method thereof are provided. The programming method includes the following steps. According to a step value, based on an incremental step pulse programming scheme, multiple programming operations are performed for a selected memory page. In a setting mode, multiple program verify operations are respectively performed corresponding to the programming operations to respectively generate multiple pass bit numbers. In the setting mode, a pass bit number difference value of two pass bit numbers corresponding to two programming operations is calculated. In the setting mode, an amount of the step value is adjusted according to the pass bit number difference value.
-
公开(公告)号：US10445173B2
公开(公告)日：2019-10-15
申请号：US15632460
申请日：2017-06-26
Applicant: MACRONIX INTERNATIONAL CO., LTD.
Inventor： Shih-Chang Huang , Kun-Tse Lee
IPC: G06F11/10
Abstract: A method for programming a non-volatile memory in a programming operation is provided. The non-volatile memory has a number of cells and each of part of the cells stores data having at least 2 bits at least corresponding to a first page and a second page. The first programming-verifying operation including programming the first page and verifying whether the first page is successfully programmed is performed. When a first original fail-bit number for the first page is more than a predetermined fail-bit value, a second programming-verifying operation to the first page is performed to obtain a first over-counting fail-bit number for the first page and reduce the first original fail-bit number by the first over-counting fail-bit number. When the reduced first original fail-bit number is not more than the predetermined fail-bit value, the first page is set as successfully programmed.
-
公开(公告)号：US20180373584A1
公开(公告)日：2018-12-27
申请号：US15632460
申请日：2017-06-26
Applicant: MACRONIX INTERNATIONAL CO., LTD.
Inventor： Shih-Chang Huang , Kun-Tse Lee
IPC: G06F11/10
CPC classification number: G06F11/102 , G06F11/1072
Abstract: A method for programming a non-volatile memory in a programming operation is provided. The non-volatile memory has a number of cells and each of part of the cells stores data having at least 2 bits at least corresponding to a first page and a second page. The first programming-verifying operation including programming the first page and verifying whether the first page is successfully programmed is performed. When a first original fail-bit number for the first page is more than a predetermined fail-bit value, a second programming-verifying operation to the first page is performed to obtain a first over-counting fail-bit number for the first page and reduce the first original fail-bit number by the first over-counting fail-bit number. When the reduced first original fail-bit number is not more than the predetermined fail-bit value, the first page is set as successfully programmed.
-
-
-
-
-
Search Results
6
records
(took 0.013 seconds)
