SYSTEMS AND METHODS FOR EFFICIENT AND SCALABLE DESIGN OF BATTERY PACKS

    公开(公告)号:US20230261269A1

    公开(公告)日:2023-08-17

    申请号:US18166373

    申请日:2023-02-08

    CPC classification number: H01M10/425 H01M50/519 H01M50/284 H01M2010/4271

    Abstract: In one embodiment, a battery monitoring unit for monitoring a battery pack may include a first power MOSFET transistor with at least three pads, and a printed-circuit board with at least three copper layers. The first copper layer may have vias that connect electrical components amounted on the printed-circuit board. The second copper layer may have a first area where copper material is excluded. The first power MOSFET transistor is embedded (1) in the first area of the second copper layer where the copper material is excluded, and (2) between the first copper layer and the third copper layer. The two pads of the power MOSFET may be plated with copper. The first power MOSFET transistor may be connected to the one or more first electrical components through the at least three pads plated with copper.

Patent Agency Ranking