-
公开(公告)号：US12206906B2
公开(公告)日：2025-01-21
申请号：US18484292
申请日：2023-10-10
Inventor： Chong Soon Lim , Hai Wei Sun , Han Boon Teo , Jing Ya Li , Che-Wei Kuo , Tadamasa Toma , Takahiro Nishi , Kiyofumi Abe , Yusuke Kato
IPC: H04N19/82 , H04N19/119 , H04N19/176 , H04N19/593
Abstract: An encoder includes circuitry and memory coupled to the circuitry. The circuitry determines whether to split a current luma virtual pipeline decoding unit (VPDU) into smaller blocks. When it is determined not to split the current luma VPDU into smaller blocks, the circuitry predicts a block of chroma samples without using luma samples. When it is determined to split the luma VPDU into smaller blocks, the circuitry predicts the block of chroma samples using luma samples. The circuitry encodes the block using the predicted chroma samples.
-
公开(公告)号：US20250024036A1
公开(公告)日：2025-01-16
申请号：US18903251
申请日：2024-10-01
Inventor： Virginie DRUGEON , Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma
IPC: H04N19/119 , H04N19/159 , H04N19/176
Abstract: A decoding method is a decoding method of decoding a current block of a video from a bitstream. The decoding method includes: decoding, from the bitstream, a prediction mode indicator indicating whether bi/uni mixed prediction is to be performed for the current block; decoding, from the bitstream, two instances of motion information for the current block; and when the prediction mode indicator indicates that the bi/uni mixed prediction is to be performed for the current block, (i) for a first partition, performing first prediction using one of the two instances, the first partition being part of the current block, the first prediction being uni-prediction, and (ii) for a second partition, performing second prediction using both of the two instances, the second partition being part of the current block, the second prediction being bi-prediction.
-
公开(公告)号：US12200270B2
公开(公告)日：2025-01-14
申请号：US17589419
申请日：2022-01-31
Inventor： Jing Ya Li , Chong Soon Lim , Han Boon Teo , Hai Wei Sun , Che-Wei Kuo , Chu Tong Wang , Tadamasa Toma , Takahiro Nishi , Kiyofumi Abe , Yusuke Kato
IPC: H04N19/82 , H04N19/105 , H04N19/109 , H04N19/11 , H04N19/117 , H04N19/119 , H04N19/12 , H04N19/124 , H04N19/13 , H04N19/132 , H04N19/157 , H04N19/172 , H04N19/176 , H04N19/18 , H04N19/186 , H04N19/61
Abstract: An encoder includes circuitry and memory coupled to the circuitry. The circuitry, in operation, generates a first coefficient value by applying a CCALF (cross component adaptive loop filtering) process to a first reconstructed image sample of a luma component, and generates a second coefficient value by applying an ALF (adaptive loop filtering) process to a second reconstructed image sample of a chroma component. The circuitry modifies the first coefficient value by performing an arithmetic right shift by 7 bits on the first coefficient value. The circuitry generates a third coefficient value by adding the modified first coefficient value to the second coefficient value, and encodes a third reconstructed image sample of the chroma component using the third coefficient value.
-
公开(公告)号：US12200234B2
公开(公告)日：2025-01-14
申请号：US18515944
申请日：2023-11-21
Inventor： Takahiro Nishi , Tadamasa Toma , Kiyofumi Abe , Ryuichi Kanoh
IPC: H04N19/31 , H04N19/117 , H04N19/172
Abstract: An encoder which encodes a video including a plurality of pictures includes circuitry and memory. Using the memory, the circuitry performs: encoding a first picture among the plurality of pictures; and performing (i) a first operation for encoding a parameter set for a second picture which follows the first picture in coding order among the plurality of pictures after encoding the first picture, and encoding the second picture after encoding the parameter set, or (ii) a second operation for encoding the second picture without encoding the parameter set after encoding the first picture. The circuitry performs the first operation when the second picture is a determined picture, in the performing of the first operation or the second operation.
-
公开(公告)号：US20250014256A1
公开(公告)日：2025-01-09
申请号：US18895814
申请日：2024-09-25
Inventor： Tadamasa TOMA , Kiyofumi Abe , Takahiro Nishi , Chong Soon Lim , Han Boon Teo , Jingying Gao , Praveen Kumar Yadav
Abstract: A decoder includes circuitry and memory coupled to the circuitry. In operation, the circuitry: decodes expression data indicating information expressed by a person; generates a person equivalent image corresponding to the person through a neural network according to the expression data and at least one profile image of the person; and outputs the person equivalent image.
-
Patent Agency Ranking
公开(公告)号：US12192500B2
公开(公告)日：2025-01-07
申请号：US18355164
申请日：2023-07-19
Inventor： Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma , Ryuichi Kanoh , Chong Soon Lim , Ru Ling Liao , Hai Wei Sun , Sughosh Pavan Shashidhar , Han Boon Teo , Jing Ya Li
IPC: H04N19/44 , H04N19/105 , H04N19/139 , H04N19/176 , H04N19/513
Abstract: An image encoder includes circuitry and a memory, wherein the circuitry, in operation, determines whether inter prediction is to be applied to a current block; in response to determining that the inter prediction is to be applied to the current block, performs a partition prediction process; and, in response to determining that the inter prediction is not to be applied, encodes the current block without using the partition prediction process. The partition prediction process includes predicting first values of a set of pixels between a first partition and a second partition in the current block, using a first motion vector for the first partition; predicting second values of the set of pixels, using a second motion vector for the second partition; weighting the first values and the second values; and generating a prediction image for the current block using the weighted first values and the weighted second values.
-
公开(公告)号：US20250008135A1
公开(公告)日：2025-01-02
申请号：US18883004
申请日：2024-09-12
Inventor： Virginie Drugeon , Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma
IPC: H04N19/423 , H04N19/31 , H04N19/70
Abstract: An encoder includes circuitry and memory coupled to the circuitry. Given id indicating a lower temporal sublayer other than a highest temporal sublayer in temporal sublayers, the circuitry calculates a DPB output time [id] for a picture in the lower temporal sublayer. In doing so, the circuitry of the encoder subtracts a DPB output delta [id] provided for each of the temporal sublayers from a DPB output delay shared between the temporal sublayers, and given maxid indicating the highest temporal sublayer, calculates the DPB output delta [id] by subtracting a CPB removal delay [maxid] and an offset [id] from a CPB removal delay [id]. Next, the circuitry stores the offset [id] in a bitstream.
-
公开(公告)号：US20240388727A1
公开(公告)日：2024-11-21
申请号：US18788766
申请日：2024-07-30
Inventor： Hideyuki Ohgose , Kiyofumi Abe , Hiroshi Arakawa , Tatsuro Juri , Kazuhito Kimura
IPC: H04N19/176 , G06T9/00 , H04N19/103 , H04N19/124 , H04N19/146 , H04N19/436 , H04N19/50
Abstract: A video image encoding device, in a first mode, variable-length-encodes a residual coefficient to generate a coefficient code string, outputs the coefficient code string and the header information in a state in which the header information is associated with the coefficient code string, in a second mode, directly uses a differential image as a coefficient code string without variable-length-encoding the differential image, and outputs the coefficient code string and the header information in a state in which the header information is associated with the coefficient code string.
-
公开(公告)号：US12149701B2
公开(公告)日：2024-11-19
申请号：US18467531
申请日：2023-09-14
Inventor： Ru Ling Liao , Chong Soon Lim , Hai Wei Sun , Han Boon Teo , Jing Ya Li , Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma
IPC: H04N19/30 , H04N19/105 , H04N19/119 , H04N19/132 , H04N19/137 , H04N19/159 , H04N19/176
Abstract: An image encoder or decoder includes circuitry and a memory coupled to the circuitry. The circuitry, in operation, predicts a first set of samples for a first partition of a current picture with one or more motion vectors including a first motion vector and predicts a second set of samples for a first portion of the first partition with one or more motion vectors from a second partition different from the first partition. The samples of the first set of samples of the first portion of the first partition and of the second set of samples of the first portion of the first partition are weighted. A motion vector for the first portion of the first partition is stored which is based on one or both of the first motion vector and the second motion vector. The first partition is encoded or decoded using at least the weighted samples of the first portion of the first partition.
-
公开(公告)号：US20240380886A1
公开(公告)日：2024-11-14
申请号：US18781294
申请日：2024-07-23
Inventor： Han Boon Teo , Hai Wei Sun , Chong Soon Lim , Jing Ya Li , Chu Tong Wang , Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma
IPC: H04N19/117 , H04N19/105 , H04N19/46 , H04N19/80
Abstract: An encoder includes circuitry and memory coupled to the circuitry. The circuitry: executes a second process of applying a second filter to the first image to generate a second image, not holding the second image as a reference image, holding the first image as a reference image, and displaying the second image; writes coefficients of each of one or more filter candidates that are candidates for the second filter into a bitstream, wherein the coefficients are included in a first storage location when written into the bitstream; and writes a parameter that specifies, for each image, one of the one or more filter candidates as the second filter into the bitstream, wherein the parameter is included in a second storage location when written into the bitstream, and the second storage location is different from the first storage location.
-
-
-
-
-
-
-
-
-
Search Results
435
records
(took 0.054 seconds)
