-
公开(公告)号:US20210385169A1
公开(公告)日:2021-12-09
申请号:US17409625
申请日:2021-08-23
Applicant: Mellanox Technologies Ltd.
Inventor: Avi Urman , Lior Narkis , Gil Kremer , Saar Tarnopolsky , Dotan David Levi
IPC: H04L12/823 , H04L29/06 , H04L12/707 , H04L12/815
Abstract: Apparatuses, systems, and techniques to eliminate redundant data packets. In at least one embodiment, a communication apparatus generates redundant data packets, and sends them in multiple packet streams. In at least one embodiment, a communication apparatus eliminates redundant data packets from received packet streams.
-
公开(公告)号:US20210328900A1
公开(公告)日:2021-10-21
申请号:US17191736
申请日:2021-03-04
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Arnon Sattinger , Dotan David Levi , Avraham Ganor , Shahar Givony , Nimer Khazen
IPC: H04L12/26
Abstract: A pluggable module, for testing time-synchronization signals of network elements, includes a first connector for connecting to test equipment, a second connector for connecting to a network port of a network element, and at least one driver. The at least one driver is connected between the first and second connectors and is configured to buffer and relay a time-synchronization signal between the network element and the test equipment.
-
公开(公告)号:US20200014945A1
公开(公告)日:2020-01-09
申请号:US16442581
申请日:2019-06-17
Applicant: Mellanox Technologies, Ltd.
Inventor: Dotan David Levi , Assaf Weissman , Kobi Pines , Noam Bloch , Erez Yaacov , Ariel Naftali Cohen
IPC: H04N19/42 , H04N19/105 , H04N19/132 , H04N19/119 , H04N19/176
Abstract: A system including an acceleration device including input circuitry configured, for each of a first plurality of video frames to be encoded, to receive an input including at least one raw video frame and at least one reference frame, and to divide each of the first plurality of video frames to be encoded into a second plurality of blocks, and similarity computation circuitry configured, for each one of the first plurality of video frame to be encoded: for each block of the second plurality of blocks, to produce a score of result blocks based on similarity of each block in each frame to be encoded to every block of the reference frame, an AC energy coefficient, and a displacement vector. Related apparatus and methods are also provided.
-
公开(公告)号:US12294450B2
公开(公告)日:2025-05-06
申请号:US17665600
申请日:2022-02-07
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Dotan David Levi , Ioannis (Giannis) Patronas , Wojciech Wasko , Paraskevas Bakopoulos , Dimitrios Syrivelis , Elad Mentovich
Abstract: A network adapter includes a host interface and a scheduler. The host interface is configured to receive, from one or more hosts, packets for transmission to respective destinations over a network. The scheduler is configured to synchronize to a time-division schedule that is employed in the network, the time-division schedule specifying (i) multiple time-slots and (ii) multiple respective groups of the destinations that are reachable during the time-slots, and, based on the time-division schedule, to schedule transmission times of the packets to the network on time-slots during which the respective destinations of the packets are reachable.
-
公开(公告)号:US12256084B2
公开(公告)日:2025-03-18
申请号:US18096424
申请日:2023-01-12
Applicant: Mellanox Technologies, Ltd.
Inventor: Eshed Ram , Dotan David Levi , Assaf Hallak , Shie Mannor , Gal Chechik , Eyal Frishman , Ohad Markus , Dror Porat , Assaf Weissman
IPC: H04N7/12 , H04N19/149 , H04N19/154 , H04N19/172
Abstract: A system includes a processing device to receive a video content, a quality metric, and a target bit rate for encoding the video content. The system includes encoding hardware to perform frame encoding on the video content and a controller coupled between the processing device and the encoding hardware. The controller is programmed with machine instructions to generate first QP values on a per-frame basis using a frame machine learning model with a first plurality of weights. The first plurality of weights depends at least in part on the quality metric and the target bit rate. The controller is further programmed to provide the first QP values to the encoding hardware for rate control of the frame encoding.
-
公开(公告)号:US20250047402A1
公开(公告)日:2025-02-06
申请号:US18229074
申请日:2023-08-01
Applicant: Mellanox Technologies, Ltd.
Inventor: Yam Gellis , Oren Matus , Liron Mula , Natan Manevich , Hillel Chapman , Dotan David Levi
IPC: H04J3/06
Abstract: A device includes a receiver including a timestamp generator to update timestamps at a first rate. The receiver is to estimate a first time for receiving a signal, wherein the signal is associated with a synchronization operation. The receiver is further to receive the signal at a second time. The receiver is further to determine a difference between the second time and the first time, wherein the difference is associated with an error of the timestamp generator of the receiver. The receiver can also adjust the first rate to a second rate at which to update the timestamps by the timestamp generator, responsive to determining the difference between the first time and the second time.
-
公开(公告)号:US12216489B2
公开(公告)日:2025-02-04
申请号:US18111916
申请日:2023-02-21
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Wojciech Wasko , Dotan David Levi , Natan Manevich , Maciek Machnikowski
Abstract: In one embodiment, a clock synchronization system includes clock circuitry to maintain a clock running at a clock frequency, a clock controller, and a processor to execute software to generate clock update commands and provide the clock update commands to the clock controller, wherein the clock controller is configured to apply the clock update commands to the clock, store a holdover frequency command to maintain the clock during a failure of the clock update commands, apply the holdover frequency command to the clock responsively to detecting the failure.
-
公开(公告)号:US20240373033A1
公开(公告)日:2024-11-07
申请号:US18311489
申请日:2023-05-03
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Dror Porat , Dotan David Levi , Yury Shvartzman , Eyal Frishman
IPC: H04N19/147 , H04N19/136 , H04N19/17
Abstract: Approaches in accordance with various illustrative embodiments provide for the determination and/or optimization the quality of an image or video, such as an image that has been compressed for transmission or storage then decompressed for presentation. Weights can be determined for a set of weight-based quality metrics to produce an overall quality metric that is a weighted combination of these metrics. Because different portions of an image or video frame may have different types of features, an image or video frame can be divided into blocks of pixels, for example, with different weights being assigned to different blocks using quality metrics. Different metrics can be considered as points in a high-dimensional weight space, with each dimension corresponding to a weight of a block. A combination of these points results in an improved quality metric. Compression settings can be updated based in part upon the overall quality metric values.
-
公开(公告)号:US20240311183A1
公开(公告)日:2024-09-19
申请号:US18479784
申请日:2023-10-02
Applicant: Mellanox Technologies, Ltd.
Inventor: Natan Manevich , Ariel Shahar , Wojciech Wasko , Dotan David Levi , Roee Moyal , Eliel Peretz
CPC classification number: G06F9/4881 , G06F9/542
Abstract: A work descriptor identifying a plurality of workflow tasks to be performed by a hardware device is generated by a host system. A plurality of timestamp logging tasks are added to the work descriptor. Each of the plurality of timestamp logging tasks corresponds to one of the plurality of workflow tasks and instructs the hardware device to log a timestamp in response to an event associated with a respective workflow task. The work descriptor with the plurality of timestamp logging tasks is stored in a work queue of the host system. The work queue is accessible by the hardware device.
-
公开(公告)号:US12081427B2
公开(公告)日:2024-09-03
申请号:US17191736
申请日:2021-03-04
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Arnon Sattinger , Dotan David Levi , Avraham Ganor , Shahar Givony , Nimer Khazen
Abstract: A pluggable module, for testing time-synchronization signals of network elements, includes a first connector for connecting to test equipment, a second connector for connecting to a network port of a network element, and at least one driver. The at least one driver is connected between the first and second connectors and is configured to buffer and relay a time-synchronization signal between the network element and the test equipment.
-
-
-
-
-
-
-
-
-