-
公开(公告)号：US20240364633A1
公开(公告)日：2024-10-31
申请号：US18307830
申请日：2023-04-27
发明人： Michael Weiner , Amit Hermony , Avi Urman , Idan Burstein , Yuval Shpigelman
IPC分类号： H04L47/122 , H04L43/0852 , H04L47/11
CPC分类号： H04L47/122 , H04L43/0852 , H04L47/11
摘要： A network device includes one or more ports, processing circuitry, and a memory-network congestion controller. The one or more ports are to connect to a network. The processing circuitry is to run a plurality of processing tasks that access a shared memory, one or more of the processing tasks including communicating one or more packet flows over the network. The memory-network congestion controller is to identify a memory-access congestion, which occurs in accessing the shared memory by one or more of the processing tasks, and to alleviate the memory-access congestion by causing a reduction in a communication rate of at least one of the packet flows.
-
2.发明公开公开(公告)号：US20240364077A1
公开(公告)日：2024-10-31
申请号：US18140034
申请日：2023-04-27
CPC分类号： H01S5/0654 , H01S5/18313
摘要： Some embodiments of the present invention are directed to a mode-filtered VCSEL having a multi-layer oxide aperture for high-bandwidth and side-mode suppression. The oxide aperture may include multiple layers having different aluminum fractions configured to increase an SMSR of the VCSEL while maintaining longitudinal confinement. The oxide aperture may be formed from a mirror layer of the VCSEL proximate an active region. The mirror layer may include first epitaxial layers closest to the active region having a first aluminum fraction selected to longitudinally confine the optical field of the VCSEL. The mirror layer may include second epitaxial layers having a second aluminum fraction low enough to prevent substantial oxidation of the second epitaxial layers. Additionally, the mirror layer may include third epitaxial layers having a third aluminum fraction greater than the first and second aluminum fractions. The third epitaxial layers may be oxidized to form the oxide aperture.
-
公开(公告)号：US12132633B1
公开(公告)日：2024-10-29
申请号：US18458191
申请日：2023-08-30
发明人： Eitan Zahavi
IPC分类号： H04L43/0882 , H04L45/48
CPC分类号： H04L43/0882 , H04L45/48
摘要： A system for bandwidth estimation includes an interface and a processor. The interface communicates with a fat-tree (FT) network including multiple switches including (i) leaf switches belonging to a bottom level, (ii) spine switches belonging to a top level and (iii) intermediate switches belonging to one or more intermediate levels. Links connect between selected ones of the switches. The processor is to calculate, for a given level of the FT network that is divided into multiple groups of switches, oversubscription ratios for the respective groups, an oversubscription ratio of a group being indicative of a ratio between (i) a first available bandwidth on the links connecting the switches in the group to a lower level, and (ii) a second available bandwidth on the links connecting the switches in the group to a higher level, and to report a figure of merit of the FT network based on the oversubscription ratios.
-
公开(公告)号：US20240345963A1
公开(公告)日：2024-10-17
申请号：US18299732
申请日：2023-04-13
发明人： Gal Shalom , Daniel Marcovitch , Ran Avraham Koren , Amir Sharaffy , Shay Aisman , Ariel Shahar
IPC分类号： G06F12/1027 , G06F12/0811 , G06F12/0891
CPC分类号： G06F12/1027 , G06F12/0811 , G06F12/0891 , G06F2212/1021
摘要： A peripheral device includes a bus interface and an Address Translation Service (ATS) controller. The bus interface is to communicate over a peripheral bus. The ATS controller is to communicate over the peripheral bus, including sending address translation requests and receiving address translations in response to the address translation requests, to cache at least some of the address translations in one or more Address Translation Caches (ATCs), to estimate one or more statistical properties of the received address translations, and to configure the one or more ATCs based on the one or more statistical properties.
-
公开(公告)号：US20240345748A1
公开(公告)日：2024-10-17
申请号：US18753238
申请日：2024-06-25
发明人： Barak Gafni , Aviv Kfir
IPC分类号： G06F3/06
CPC分类号： G06F3/0631 , G06F3/0604 , G06F3/067 , H04L2012/5631
摘要： Devices, methods, and systems are provided. In one example, a device is described to include a bandwidth-constrained resource and a controller that dynamically allocates a proportional consumption of storage to the bandwidth-constrained resource thereby enabling the bandwidth-constrained resource to provide bandwidth to a consuming entity. The controller may allocate the proportional consumption of the storage to the bandwidth-constrained resource based on a current state of the bandwidth-constrained resource.
-
公开(公告)号：US12111779B2
公开(公告)日：2024-10-08
申请号：US17958229
申请日：2022-09-30
发明人： Rui Xu , Mark Rosenbluth , Diane Orf , Michael Cotsford , Shreya Tekade
CPC分类号： G06F13/1668 , G06F13/4221 , G06F2213/0026
摘要： A system including an array of functional units connected via a two-dimensional mesh network is described. A first functional unit in the array of function units includes a memory device and a processing device, operatively coupled with the memory device, to perform operations including generating a node identifier identifying a second functional unit in the array of functional units, and transmitting, over the two-dimensional mesh network, the node identifier identifying the second functional unit in the array of functional units. The node identifier may include a mesh interface component and a port identifier, and one or more information elements selected from the group consisting of a payload, a target node identifier, a target type identifier, an information type identifier, a linear identifier, and a protocol identifier.
-
公开(公告)号：US20240333663A1
公开(公告)日：2024-10-03
申请号：US18128776
申请日：2023-03-30
IPC分类号： H04L49/00 , H04L47/34 , H04L49/101
CPC分类号： H04L49/3027 , H04L47/34 , H04L49/101
摘要： A switching device includes ingress ports, egress ports, and switching circuits that connect the ingress ports with the egress ports. The switching device segments data included in a packet received at an ingress port into a plurality of segments. The switching device transfers the plurality of segments to an egress port via a data path included in the switching circuits, according to a first mode of routing the packet in an absence of reading a descriptor corresponding to the packet. The switching device orders, using port logic associated with the egress port, the segments and provides sequence numbers associated with the ordered segments to port logic associated with the ingress port. The switching device validates the transfer of the plurality of segments according to the first mode based on verifying that the sequence numbers satisfy at least one criterion.
-
公开(公告)号：US20240323133A1
公开(公告)日：2024-09-26
申请号：US18187119
申请日：2023-03-21
发明人： Boris Pismenny , Liran Liss , Omri Kahalon , Eliav Bar-Ilan
IPC分类号： H04L47/34 , H04L47/2483
CPC分类号： H04L47/34 , H04L47/2483
摘要： An accelerator device and system are described, among other things. An illustrative system is disclosed to include a first sequencer programmed to append packets with information identifying a sequence number and an identification of a flow with which each packet is associated. The appended information may be used by a second sequencer to resequence the packets.
-
公开(公告)号：US20240311183A1
公开(公告)日：2024-09-19
申请号：US18479784
申请日：2023-10-02
发明人： Natan Manevich , Ariel Shahar , Wojciech Wasko , Dotan David Levi , Roee Moyal , Eliel Peretz
CPC分类号： G06F9/4881 , G06F9/542
摘要： A work descriptor identifying a plurality of workflow tasks to be performed by a hardware device is generated by a host system. A plurality of timestamp logging tasks are added to the work descriptor. Each of the plurality of timestamp logging tasks corresponds to one of the plurality of workflow tasks and instructs the hardware device to log a timestamp in response to an event associated with a respective workflow task. The work descriptor with the plurality of timestamp logging tasks is stored in a work queue of the host system. The work queue is accessible by the hardware device.
-
10.发明公开公开(公告)号：US20240310660A1
公开(公告)日：2024-09-19
申请号：US18120719
申请日：2023-03-13
发明人： Oren STEINBERG , Moshe B. ORON , Isabelle CESTIER , Elad MENTOVICH , Timothy DE KEULENAER , Jochem VERBIST
CPC分类号： G02F1/0157 , G02F1/01708 , G02F2202/102 , G02F2202/108
摘要： Systems and methods are described herein for an electro-absorption modulator (EAM) device. An example EAM device comprises an optical waveguide comprising a waveguide core configured to facilitate propagation of an optical signal therethrough; a segmented structure comprising diode segments disposed on the waveguide; and a differential electrical transmission line operatively coupled to the diode segments. The electrical transmission line includes a first transmission rail and a second transmission rail, and the electrical transmission line is configured to facilitate propagation of an electrical signal therethrough. The EAM device is configured for operation by a differential radio frequency (RF) source that is configured to supply the electrical signal to the EAM device, and the EAM device is formed on a semi-insulating substrate.
-
-
-
-
-
-
-
-
-
搜索结果
1307 条记录 (耗时 0.028 秒)
