公开(公告)号：US20180095893A1

公开(公告)日：2018-04-05

申请号：US15281502

申请日：2016-09-30

Applicant: ARM LIMITED

Inventor： Miles Robert DOOLEY ,  Matthew Andrew RAFACZ ,  Huzefa Moiz SANJELIWALA ,  Michael FILIPPO

IPC: G06F12/1045 ,  G06F12/0862 ,  G06F12/0897

CPC classification number: G06F12/1045 ,  G06F9/30 ,  G06F9/3016 ,  G06F12/0862 ,  G06F12/0897 ,  G06F2212/1016 ,  G06F2212/50 ,  G06F2212/602

Abstract: A data processing apparatus is provided including queue circuitry to respond to control signals each associated with a memory access instruction, and to queue a plurality of requests for data, each associated with a reference to a storage location. Resolution circuitry acquires a request for data, and issues the request for data, the resolution circuitry having a resolution circuitry limit. When a current capacity of the resolution circuitry is below the resolution circuitry limit, the resolution circuitry acquires the request for data by receiving the request for data from the queue circuitry, stores the request for data in association with the storage location, issues the request for data, and causes a result of issuing the request for data to be provided to said storage location. When the current capacity of the resolution circuitry meets or exceeds the resolution circuitry limit, the resolution circuitry acquires the request for data by examining a next request for data in the queue circuitry and issues a further request for the data based on the request for data.