SHIFT REGISTER UNIT AND DRIVE METHOD THEREOF, SHIFT REGISTER AND DISPLAY APPARATUS

    公开(公告)号:US20190012976A1

    公开(公告)日:2019-01-10

    申请号:US15750417

    申请日:2017-08-14

    IPC分类号: G09G3/36 G11C19/28

    摘要: The present disclosure provides a shift register unit, which includes an input circuit, a reset circuit, a noise reduction circuit, and an output circuit. The input circuit is configured to control a voltage of a first node based on a first input signal and a second input signal, and control a voltage of a second node based on a first voltage and the voltage of the first node. The reset circuit is configured to reset the voltage of the first node and the voltage of the second node. The noise reduction circuit is configured to maintain a reset voltage of the first node and a reset voltage of the second node. The output circuit is configured to provide, for an output terminal of the output circuit, a second clock signal from a second clock signal terminal or the second voltage. The shift register unit is composed of switch elements.

    SHIFT REGISTER CIRCUIT AND METHOD OF DRIVING THE SAME, GATE DRIVER CIRCUIT, ARRAY SUBSTRATE AND DISPLAY DEVICE

    公开(公告)号:US20210335208A1

    公开(公告)日:2021-10-28

    申请号:US16473968

    申请日:2019-01-14

    IPC分类号: G09G3/32

    摘要: A shift register circuit and a method of driving the same, a gate driver circuit, an array substrate and a display device. The shift register circuit includes an input subcircuit and a signal output subcircuit. The input subcircuit includes: a control module, which is configured to output a signal of the first voltage terminal to a voltage dividing node under a control of an input signal; an input module configured to output a signal of the voltage dividing node to the signal output subcircuit under a control of the control module; and a voltage dividing module, a resistance value of the voltage dividing module having a negative relationship with a temperature, and the signal output subcircuit is connected with an output terminal of the input module and configured to output a gate scan signal from an output signal terminal under a control of the input module.