中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

23 records (took 0.019 seconds)

    Digital Content Protection Method and Apparatus
    13.
    发明申请
    Digital Content Protection Method and Apparatus 有权
    数字内容保护方法与设备

    公开(公告)号：US20020099948A1

    公开(公告)日：2002-07-25

    申请号：US09948473

    申请日：2001-09-06

    Applicant: Cryptography Research, Inc.

    Inventor： Paul C. Kocher ,  Joshua M. Jaffe ,  Benjamin C. Jun

    IPC: G06F012/14

    CPC classification number: G06F21/602 ,  G06F21/10 ,  G06F21/72 ,  G06F2211/007 ,  G06F2221/0753 ,  G06F2221/2101 ,  G06Q20/367 ,  H04L9/0833 ,  H04L2209/127 ,  H04L2209/603

    Abstract: Abstract of DisclosureBefore use, a population of tamper-resistant cryptographic enforcement devices is partitioned into groups and issued one or more group keys. Each tamper-resistant device contains multiple computational units to control access to digital content. One of the computational units within each tamper-resistant device communicates with another of the computational units acting as an interface control processor, and serves to protect the contents of a nonvolatile memory from unauthorized access or modification by other portions of the tamper-resistant device, while performing cryptographic computations using the memory contents. Content providers enforce viewing privileges by transmitting encrypted rights keys to a large number of recipient devices. These recipient devices process received messages using the protected processing environment and memory space of the secure unit. The processing result depends on whether the recipient device was specified by the content provider as authorized to view some encrypted digital content. Authorized recipient devices can use the processing result in decrypting the content, while unauthorized devices cannot decrypt the content. A related aspect of the invention provides for securing computational units and controlling attacks. For example, updates to the nonvolatile memory, including program updates, are supported and protected via a cryptographic unlocking and validation process in the secure unit, which can include digital signature verification.

    Abstract translation: 摘要在使用之前，将一批防篡改加密强制设备分成几组，并发出一个或多个组密钥。 每个防篡改设备包含多个计算单元来控制对数字内容的访问。 每个防篡改设备中的一个计算单元与作为接口控制处理器的另一个计算单元进行通信，并且用于保护非易失性存储器的内容免受篡改设备的其他部分的未经授权的访问或修改， 同时使用存储器内容执行加密计算。 内容提供商通过将加密的权限密钥发送到大量的收件人设备来强制执行查看权限。 这些收件人设备使用受保护的处理环境和安全单元的存储空间处理接收到的消息。 处理结果取决于收件人设备是否被内容提供商指定为授权查看某些加密的数字内容。 授权收件人设备可以使用处理结果解密内容，而未经授权的设备则无法解密内容。 本发明的相关方面提供了保护计算单元和控制攻击。 例如，通过安全单元中的加密解锁和验证过程来支持和保护对非易失性存储器的更新，包括程序更新，这可以包括数字签名验证。

    Asymmetrically masked multiplication
    14.
    发明授权
    Asymmetrically masked multiplication 有权

    公开(公告)号：US10902156B2

    公开(公告)日：2021-01-26

    申请号：US16537828

    申请日：2019-08-12

    Applicant: Cryptography Research, Inc.

    Inventor： Joshua M. Jaffe

    IPC: G06F11/30 ,  G06F21/72 ,  H04L9/00 ,  G06F7/72

    Abstract: Methods and systems for masking certain cryptographic operations in a manner designed to defeat side-channel attacks are disclosed herein. Squaring operations can be masked to make squaring operations indistinguishable or less distinguishable from multiplication operations. In general, squaring operations are converted into multiplication operations by masking them asymmetrically. Additional methods and systems are disclosed for defeating DPA, cross-correlation, and high-order DPA attacks against modular exponentiation.

    SECURITY CHIP WITH RESISTANCE TO EXTERNAL MONITORING ATTACKS
    17.
    发明申请
    SECURITY CHIP WITH RESISTANCE TO EXTERNAL MONITORING ATTACKS 有权

    公开(公告)号：US20220083665A1

    公开(公告)日：2022-03-17

    申请号：US17382333

    申请日：2021-07-21

    Applicant: Cryptography Research, Inc.

    Inventor： Paul C. Kocher ,  Pankaj Rohatgi ,  Joshua M. Jaffe

    IPC: G06F21/57 ,  G06F21/60 ,  H04L9/08 ,  H04L9/32 ,  G06F21/55 ,  H04L9/00 ,  G06F12/14 ,  H04L9/06 ,  H04L9/16 ,  G06F9/445 ,  G06F21/76 ,  G06F8/71

    Abstract: A computing device includes a secure storage hardware to store a secret value and processing hardware comprising at least one of a cache or a memory. During a secure boot process the processing hardware loads untrusted data into at least one of the cache or the memory of the processing hardware, the untrusted data comprising an encrypted data segment and a validator, retrieves the secret value from the secure storage hardware, derives an initial key based at least in part on an identifier associated with the encrypted data segment and the secret value, verifies, using the validator, whether the encrypted data segment has been modified, and decrypts the encrypted data segment using a first decryption key derived from the initial key to produce a decrypted data segment responsive to verifying that the encrypted data segment has not been modified.

Patent Agency Ranking