-
公开(公告)号：US09020079B2
公开(公告)日：2015-04-28
申请号：US13967488
申请日：2013-08-15
Applicant: Hypres, Inc.
Inventor： Deepnarayan Gupta
CPC classification number: H04B1/123 , H04B1/0028 , H04B1/109 , H04B1/38 , H04L27/2649
Abstract: A processor, comprising a first data input configured to receive a stream of samples of a first signal having a spectral space, the stream having a data rate of at least 4 GHz; a second data input configured to receive a stream of samples of a second signal; a multitap correlator, configured to receive the first stream of samples and the second stream of samples, and producing at least one correlation output for each respective sequential sample of the first signal received; and a programmable control configured to alter a relationship of the stream of samples of the first signal and the stream of samples of the second signal, to thereby select, under program control, an alterable correlation output.
Abstract translation: 一种处理器，包括被配置为接收具有频谱空间的第一信号的样本流的第一数据输入，所述流具有至少4GHz的数据速率; 第二数据输入，被配置为接收第二信号的采样流; 多位相关器，被配置为接收所述第一采样流和所述第二采样流，并且为接收到的所述第一信号的每个相应顺序采样产生至少一个相关输出; 以及可编程控制，被配置为改变第一信号的采样流与第二信号的采样流的关系，从而在程序控制下选择可变相关输出。
-
公开(公告)号：US08811536B2
公开(公告)日：2014-08-19
申请号：US13911288
申请日：2013-06-06
Applicant: Hypres Inc.
Inventor： Deepnarayan Gupta
IPC: H03K9/00
CPC classification number: H04W56/0015 , H04B1/005 , H04B1/0483 , H04B1/40
Abstract: A system and method for receiving a radio frequency signal, comprising a device for digitizing, without prior alteration of frequency, an analog radio frequency representation of each of a plurality of radio frequency signals to produce a respective plurality of digital radio frequency signals having a respective associated radio frequency digital clock, the plurality of digital radio frequency signals having a sufficiently high respective associated clock rate to preserve an information content of an information communication present in the analog radio frequency representation; a switch matrix adapted to concurrently switch the plurality of digital radio frequency signals and associated digital radio frequency clock to ones of a plurality of digital signal processors; and a control adapted to selectively automatically control the concurrent switching of a plurality of digital signals and associated digital clock to the respective plurality of digital signal processors; wherein the digital signal processors produce processed representations of information contained in respective analog radio frequency representations.
Abstract translation: 一种用于接收射频信号的系统和方法，包括用于在不改变频率的情况下数字化数字化的装置，用于产生多个数字射频信号，所述数字射频信号具有相应的多个数字射频信号 相关联的射频数字时钟，所述多个数字射频信号具有足够高的相应的相关时钟速率，以保持存在于模拟射频表示中的信息通信的信息内容; 适于将多个数字射频信号和相关联的数字射频时钟同时切换到多个数字信号处理器中的数字射频时钟的开关矩阵; 以及控制器，其适于选择性地自动控制多个数字信号和相关联的数字时钟的并发切换到相应的多个数字信号处理器; 其中数字信号处理器产生处理在各模拟射频表示中的信息的表示。
-
公开(公告)号：US08744541B1
公开(公告)日：2014-06-03
申请号：US13847023
申请日：2013-03-19
Applicant: Hypres, Inc.
Inventor： Timur V. Filippov , Alexander Kirichenko , Deepnarayan Gupta
CPC classification number: H03D7/005 , H01L39/025 , H01L39/223 , H04B1/0014
Abstract: A superconducting multi-bit digital mixer, designed using rapid single flux quantum (RSFQ) logic, for multiplying two independent digital streams, at least one of these comprising a plurality of parallel bit lines, wherein the output is also a similar plurality of bit lines. In a preferred embodiment, one of the digital streams represents a local oscillator signal, and the other digital stream digital radio frequency input from an analog-to-digital converter. The multi-bit mixer comprises an array of bit-slices, with the local oscillator signal generated using shift registers. This multi-bit mixer is suitable for an integrated circuit with application to a broadband digital radio frequency receiver, a digital correlation receiver, or a digital radio frequency transmitter. A synchronous pulse distribution network is used to ensure proper operation at data rates of 20 GHz or above.
Abstract translation: 一种使用快速单通量量（RSFQ）逻辑设计的超导多位数字混频器，用于将两个独立数字流相乘，其中至少一个包括多个并行位线，其中该输出也是相似的多个位线 。 在优选实施例中，数字流中的一个表示本地振荡器信号，并且另一个数字流数字射频从模数转换器输入。 该多位混频器包括一个位片阵列，本地振荡器信号由移位寄存器产生。 该多位混频器适用于应用于宽带数字射频接收机，数字相关接收机或数字射频发射机的集成电路。 使用同步脉冲分配网络来确保在20 GHz或更高的数据速率下正常工作。
-
公开(公告)号：US10382132B2
公开(公告)日：2019-08-13
申请号：US15404950
申请日：2017-01-12
Applicant: Hypres, Inc.
Inventor： Deepnarayan Gupta , Oleg Mukhanov
IPC: H04B10/00 , H04B10/2575 , H04L27/20 , H04B10/69 , H04B10/40 , H04B10/556
Abstract: A transceiver architecture for wireless base stations wherein a broadband radio frequency signal is carried between at least one tower-mounted unit and a ground-based unit via optical fibers, or other non-distortive media, in either digital or analog format. Each tower-mounted unit (for both reception and transmission) has an antenna, analog amplifier and an electro-optical converter. The ground unit has ultrafast data converters and digital frequency translators, as well as signal linearizers, to compensate for nonlinear distortion in the amplifiers and optical links in both directions. In one embodiment of the invention, at least one of the digital data converters, frequency translators, and linearizers includes superconducting elements mounted on a cryocooler.
-
公开(公告)号：US10051591B2
公开(公告)日：2018-08-14
申请号：US15601483
申请日：2017-05-22
Applicant: Hypres, Inc.
Inventor： Deepnarayan Gupta
Abstract: A system and method for receiving a radio frequency signal, comprising a device for digitizing, without prior alteration of frequency, an analog radio frequency representation of each of a plurality of radio frequency signals to produce a respective plurality of digital radio frequency signals having a respective associated radio frequency digital clock, the plurality of digital radio frequency signals having a sufficiently high respective associated clock rate to preserve an information content of an information communication present in the analog radio frequency representation; a switch matrix adapted to concurrently switch the plurality of digital radio frequency signals and associated digital radio frequency clock to ones of a plurality of digital signal processors; and a control adapted to selectively automatically control the concurrent switching of a plurality of digital signals and associated digital clock to the respective plurality of digital signal processors; wherein the digital signal processors produce processed representations of information contained in respective analog radio frequency representations.
-
Patent Agency Ranking
公开(公告)号：US09793933B1
公开(公告)日：2017-10-17
申请号：US15243410
申请日：2016-08-22
Applicant: Hypres Inc.
Inventor： Deepnarayan Gupta , Amol Inamdar
Abstract: A system and method for receiving a signal, comprising an input adapted to receive a radio frequency signal having a strong interferer; a signal generator, adapted to produce a representation of the interferer as an analog signal generated based on an oversampled digital representation thereof; and a component adapted to cancel the strong interferer from radio frequency signal based on the generated analog signal to produce a modified radio frequency signal substantially absent the interferer. The system typically has a nonlinear component that either saturates or produces distortion from the strong interferer, which is thereby reduced. The system preferably employs high speed circuits which digitize and process radio frequency signals without analog mixers.
-
公开(公告)号：US09312895B1
公开(公告)日：2016-04-12
申请号：US14641927
申请日：2015-03-09
Applicant: Hypres, Inc.
Inventor： Deepnarayan Gupta , Amol Inamdar
CPC classification number: H04B1/10 , H04B1/109 , H04B1/525 , H04B7/15585 , H04L27/01
Abstract: A radio frequency receiver subject to a large in-band interferor employs active cancellation with coarse and at least one cancellation signals, each with a respective radio frequency combiner, in order to increase the effective dynamic range of the receiver for weak signals of interest. One or both can be digitally synthesized. This is particularly applicable for co-site interference, whereby the interfering transmit signal is directly accessible. A similar system and method may also be applied to external interferors such as those produced by deliberate or unintentional jamming signals, or by strong multipath signals. An adaptive algorithm may be used for dynamic delay and gain matching. In a preferred embodiment, a hybrid technology hybrid temperature system incorporates both superconducting and semiconducting components to achieve enhanced broadband performance.
-
公开(公告)号：US08977223B1
公开(公告)日：2015-03-10
申请号：US13847118
申请日：2013-03-19
Applicant: Hypres, Inc.
Inventor： Deepnarayan Gupta , Amol Inamdar
CPC classification number: H04B1/10 , H04B1/109 , H04B1/525 , H04B7/15585 , H04L27/01
Abstract: A radio frequency receiver subject to a large in-band interferor employs active cancellation with coarse and at least one cancellation signals, each with a respective radio frequency combiner, in order to increase the effective dynamic range of the receiver for weak signals of interest. One or both can be digitally synthesized. This is particularly applicable for co-site interference, whereby the interfering transmit signal is directly accessible. A similar system and method may also be applied to external interferors such as those produced by deliberate or unintentional jamming signals, or by strong multipath signals. An adaptive algorithm may be used for dynamic delay and gain matching. In a preferred embodiment, a hybrid technology hybrid temperature system incorporates both superconducting and semiconducting components to achieve enhanced broadband performance.
Abstract translation: 受到大带内干扰器的射频接收机采用具有粗略和至少一个消除信号的主动消除，每个具有相应的射频组合器，以便增加感兴趣的弱信号的接收机的有效动态范围。 一个或两个可以是数字合成的。 这特别适用于同站干扰，从而可以直接访问干扰发射信号。 类似的系统和方法也可以应用于外部干扰器，例如由有意或非故意的干扰信号产生的干扰，或通过强多径信号。 自适应算法可用于动态延迟和增益匹配。 在优选实施例中，混合技术混合温度系统并入超导和半导体元件以实现增强的宽带性能。
-
公开(公告)号：US20140286465A1
公开(公告)日：2014-09-25
申请号：US13967488
申请日：2013-08-15
Applicant: Hypres, Inc.
Inventor： Deepnarayan Gupta
IPC: H04B1/12
CPC classification number: H04B1/123 , H04B1/0028 , H04B1/109 , H04B1/38 , H04L27/2649
Abstract: A processor, comprising a first data input configured to receive a stream of samples of a first signal having a spectral space, the stream having a data rate of at least 4 GHz; a second data input configured to receive a stream of samples of a second signal; a multitap correlator, configured to receive the first stream of samples and the second stream of samples, and producing at least one correlation output for each respective sequential sample of the first signal received; and a programmable control configured to alter a relationship of the stream of samples of the first signal and the stream of samples of the second signal, to thereby select, under program control, an alterable correlation output.
Abstract translation: 一种处理器，包括被配置为接收具有频谱空间的第一信号的样本流的第一数据输入，所述流具有至少4GHz的数据速率; 第二数据输入，被配置为接收第二信号的采样流; 多位相关器，被配置为接收所述第一采样流和所述第二采样流，并且为接收到的所述第一信号的每个相应顺序采样产生至少一个相关输出; 以及可编程控制，被配置为改变第一信号的采样流与第二信号的采样流的关系，从而在程序控制下选择可变相关输出。
-
公开(公告)号：US20130272453A1
公开(公告)日：2013-10-17
申请号：US13911288
申请日：2013-06-06
Applicant: Hypres Inc.
Inventor： Deepnarayan Gupta
IPC: H04B1/00
CPC classification number: H04W56/0015 , H04B1/005 , H04B1/0483 , H04B1/40
Abstract: A system and method for receiving a radio frequency signal, comprising a device for digitizing, without prior alteration of frequency, an analog radio frequency representation of each of a plurality of radio frequency signals to produce a respective plurality of digital radio frequency signals having a respective associated radio frequency digital clock, the plurality of digital radio frequency signals having a sufficiently high respective associated clock rate to preserve an information content of an information communication present in the analog radio frequency representation; a switch matrix adapted to concurrently switch the plurality of digital radio frequency signals and associated digital radio frequency clock to ones of a plurality of digital signal processors; and a control adapted to selectively automatically control the concurrent switching of a plurality of digital signals and associated digital clock to the respective plurality of digital signal processors; wherein the digital signal processors produce processed representations of information contained in respective analog radio frequency representations.
-
-
-
-
-
-
-
-
-
Search Results
36
records
(took 0.025 seconds)
