-
公开(公告)号：US08816728B2
公开(公告)日：2014-08-26
申请号：US14057354
申请日：2013-10-18
Applicant: Samsung Display Co., Ltd.
Inventor： Soo-Wan Yoon , Yeong-Keun Kwon , Ji-Sun Kim , Young-Soo Yoon , Chong-Chui Chai
IPC: H03K3/00
CPC classification number: H03K3/012 , G09G3/3674 , G09G2310/0286 , G09G2330/021 , G11C19/184 , G11C19/28
Abstract: A gate driving circuit includes a pull-up control part, a pull-up part, a carry part, a first pull-down part and a second pull-down part. The pull-up control part applies a carry signal from a previous stage to a first node. The pull-up part outputs an N-th gate output signal based on a clock signal. The carry part outputs an N-th carry signal based on the clock signal in response to the signal applied to the first node. The first pull-down part includes a plurality of transistors connected to each other in series. The first pull-down part pulls down a signal at the first node to a second off voltage in response to a carry signal of a next stage. The second pull-down part pulls down the N-th gate output signal to a first off voltage in response to the carry signal of the next stage.
Abstract translation: 栅极驱动电路包括上拉控制部分，上拉部分，携带部分，第一下拉部分和第二下拉部分。 上拉控制部分将来自前一级的进位信号应用于第一节点。 上拉部分基于时钟信号输出第N个栅极输出信号。 进位部分响应于施加到第一节点的信号，基于时钟信号输出第N个进位信号。 第一下拉部分包括彼此串联连接的多个晶体管。 第一下拉部分响应于下一级的进位信号将第一节点处的信号拉低至第二截止电压。 第二下拉部分响应于下一级的进位信号将第N栅极输出信号拉低至第一关断电压。
-
公开(公告)号：US20140043066A1
公开(公告)日：2014-02-13
申请号：US14057354
申请日：2013-10-18
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor： Soo-Wan Yoon , Yeong-Keun Kwon , Ji-Sun Kim , Young-Soo Yoon , Chong-Chul Chai
IPC: H03K3/012
CPC classification number: H03K3/012 , G09G3/3674 , G09G2310/0286 , G09G2330/021 , G11C19/184 , G11C19/28
Abstract: A gate driving circuit includes a pull-up control part, a pull-up part, a carry part, a first pull-down part and a second pull-down part. The pull-up control part applies a carry signal from a previous stage to a first node. The pull-up part outputs an N-th gate output signal based on a clock signal. The carry part outputs an N-th carry signal based on the clock signal in response to the signal applied to the first node. The first pull-down part includes a plurality of transistors connected to each other in series. The first pull-down part pulls down a signal at the first node to a second off voltage in response to a carry signal of a next stage. The second pull-down part pulls down the N-th gate output signal to a first off voltage in response to the carry signal of the next stage.
Abstract translation: 栅极驱动电路包括上拉控制部分，上拉部分，携带部分，第一下拉部分和第二下拉部分。 上拉控制部分将来自前一级的进位信号应用于第一节点。 上拉部分基于时钟信号输出第N个栅极输出信号。 进位部分响应于施加到第一节点的信号，基于时钟信号输出第N个进位信号。 第一下拉部分包括彼此串联连接的多个晶体管。 第一下拉部分响应于下一级的进位信号将第一节点处的信号拉低至第二截止电压。 第二下拉部分响应于下一级的进位信号将第N栅极输出信号拉低至第一关断电压。
-
公开(公告)号：US12250854B2
公开(公告)日：2025-03-11
申请号：US17477539
申请日：2021-09-17
Applicant: Samsung Display Co., Ltd.
Inventor： Hyunji Cha , Dong Eup Lee , Hyunji Kang , Young-Soo Yoon , Yun-Kyeong In
IPC: H10K59/131 , H10K50/84 , H10K59/121 , H10K102/00
Abstract: A display device includes a first scan line spaced apart from a signal transmission region and a second scan line having a portion that is adjacent to the signal transmission region. The second scan line adjacent to the signal transmission region bypasses the signal transmission region. A compensation signal line connects one end of the second scan line and the other end thereof, and results in a decrease in a combined resistance of the second scan line.
-
公开(公告)号：US20230292548A1
公开(公告)日：2023-09-14
申请号：US18198807
申请日：2023-05-17
Applicant: Samsung Display Co., Ltd.
Inventor： Hyunji CHA , WONKYU KWAK , Young-Soo Yoon , Jae Yong Lee , Yun-Kyeong IN , MINHEE CHOI
IPC: H10K50/80 , G02B5/30 , H10K50/844 , H10K59/50 , H10K59/65
CPC classification number: H10K50/868 , G02B5/3083 , H10K50/844 , H10K59/50 , H10K59/65 , G02F1/133528
Abstract: A display device includes an electronic panel, a window, an optical sheet, and a stress control member. The electronic panel includes a first non-bending area having a first area overlapping the optical sheet and a second area overlapping at least part of the recessed area, a bending area configured to be bent relative to the first non-bending area, and a second non-bending area extending from the bending area and movable to a position opposing the first non-bending area. The optical sheet is disposed between the electronic panel and the window and having a recessed area defined therein extending toward a center of the optical sheet. The stress control member overlaps with at least a portion of the second area, at least a portion of the bending area, and at least a portion of the second non-bending area, respectively.
-
公开(公告)号：US11195449B2
公开(公告)日：2021-12-07
申请号：US16913371
申请日：2020-06-26
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor： Young-Soo Yoon , Yun-Kyeong In , Su Kyoung Kim , Won Se Lee , Dong Hyeon Jang , Yu-Jin Jeon , Hyun Ji Cha
Abstract: A display device includes a substrate including a display area and a peripheral area disposed around the display area, a pad area disposed near an edge of the substrate, and a plurality of pads disposed in the pad area and arranged along the edge of the substrate. An end of a first pad, which is an outermost pad among the plurality of pads, is connected to a first end of a resistor. The first pad is disposed between the resistor and the edge of the substrate, and a second end of the resistor is connected to a wire.
-
Patent Agency Ranking
公开(公告)号：US11176870B2
公开(公告)日：2021-11-16
申请号：US16206950
申请日：2018-11-30
Applicant: Samsung Display Co., Ltd.
Inventor： Soo-wan Yoon , Joon-chul Goh , Young-Soo Yoon , Bonghyun You
Abstract: A display apparatus includes: a display panel including a plurality of pixels respectively connected to a plurality of gate lines; a gate driving circuit including a plurality of driving stages configured to apply gate signals to the gate lines; a voltage generator configured to output a gate-on voltage through a voltage output terminal thereof; and a signal controller configured to sense a variation in current of the voltage output terminal to output a back bias control voltage corresponding to the sensed current variation, wherein each of the driving stages comprises a plurality of oxide thin film transistors and at least one of the oxide thin film transistors is a four-terminal transistor in which a threshold voltage thereof is controlled by the back bias control voltage.
-
公开(公告)号：US10152910B2
公开(公告)日：2018-12-11
申请号：US14977148
申请日：2015-12-21
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor： Soo-wan Yoon , Joon-chul Goh , Young-Soo Yoon , Bonghyun You
Abstract: A display apparatus includes: a display panel including a plurality of pixels respectively connected to a plurality of gate lines; a gate driving circuit including a plurality of driving stages configured to apply gate signals to the gate lines; a voltage generator configured to output a gate-on voltage through a voltage output terminal thereof; and a signal controller configured to sense a variation in current of the voltage output terminal to output a back bias control voltage corresponding to the sensed current variation, wherein each of the driving stages comprises a plurality of oxide thin film transistors and at least one of the oxide thin film transistors is a four-terminal transistor in which a threshold voltage thereof is controlled by the back bias control voltage.
-
公开(公告)号：US12217661B2
公开(公告)日：2025-02-04
申请号：US18489996
申请日：2023-10-19
Applicant: Samsung Display Co., LTD.
Inventor： Bongwon Lee , Dongsoo Kim , Hyungjun Park , Hyun-Chol Bang , Young-Soo Yoon , Taehyoung No , Yun-Kyeong In
IPC: G09G3/32
Abstract: A display device includes a substrate including a display area and a non-display area adjacent to the display area, a plurality of pixels disposed on the display area of the substrate, and a switching unit disposed on the non-display area of the substrate, connected to each of the plurality of pixels, and including a plurality of first demultiplexers and a plurality of second demultiplexers having sizes different from sizes of the plurality of first demultiplexers.
-
公开(公告)号：US12045407B2
公开(公告)日：2024-07-23
申请号：US17933474
申请日：2022-09-19
Applicant: Samsung Display Co., Ltd.
Inventor： Yeri Jeong , Il-Joo Kim , Young-Soo Yoon , Wonjun Choi
CPC classification number: G06F3/0412 , G06F3/04164
Abstract: A display device includes: a display layer having an active region, and a peripheral region including a first region, a second region spaced from the first region in a first direction, and a third region between the first region and the second region; and a sensor layer on the display layer. The display layer includes: a plurality of pixels at the active region; and a power supply pattern at the peripheral region, and including: a first power supply pattern at the first region; and a second power supply pattern at the second region. The sensor layer includes: a plurality of sensing electrodes at the active region; a plurality of sensing lines including: a first sensing line at the first region; and a second sensing line at at least one of the first region or the second region; and a dummy pattern at the third region.
-
公开(公告)号：US11449164B1
公开(公告)日：2022-09-20
申请号：US17678501
申请日：2022-02-23
Applicant: Samsung Display Co., Ltd.
Inventor： Yeri Jeong , Il-Joo Kim , Young-Soo Yoon , Wonjun Choi
Abstract: A display device includes: a display layer having an active region, and a peripheral region including a first region, a second region spaced from the first region in a first direction, and a third region between the first region and the second region; and a sensor layer on the display layer. The display layer includes: a plurality of pixels at the active region; and a power supply pattern at the peripheral region, and including: a first power supply pattern at the first region; and a second power supply pattern at the second region. The sensor layer includes: a plurality of sensing electrodes at the active region; a plurality of sensing lines including: a first sensing line at the first region; and a second sensing line at at least one of the first region or the second region; and a dummy pattern at the third region.
-
-
-
-
-
-
-
-
-
Search Results
28
records
(took 0.022 seconds)
