-
11.发明公开公开(公告)号：US20230154415A1
公开(公告)日：2023-05-18
申请号：US17895544
申请日：2022-08-25
Applicant: Samsung Electronics Co., Ltd.
Inventor： Byoungyoon JANG , Sewhan NA , Jonghee NA , Yonghoon YU , Hyunwook LIM
IPC: G09G3/3291 , G09G3/20
CPC classification number: G09G3/3291 , G09G3/2003 , G09G2320/0233 , G09G2320/0285 , G09G2360/16 , G09G2320/0242 , G09G2320/0276 , G09G2320/0673
Abstract: An electroluminescent display device includes a display panel including pixels, a storage circuit, a luminance compensation circuit and a data driver. The storage circuit stores information on a leakage curve indicating a luminance change value of a target pixel according to a change of an input pixel value of a neighboring pixel, the plurality of pixels including the target pixel and the neighboring pixel. The luminance compensation circuit receives input pixel values corresponding to the pixels and generates compensated pixel values respectively corresponding to the pixels by compensating for lateral leakage based on the leakage curve, where the lateral leakage is caused by leakage currents through a common conduction layer of the pixels. The data driver drives the pixels based on the compensated pixel values. The exact (or close) luminance of the input image is realized by compensating for the luminance distortion.
-
12.发明申请公开(公告)号：US20220244812A1
公开(公告)日：2022-08-04
申请号：US17590008
申请日：2022-02-01
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor： Junchul PARK , Jonghee NA , Gwangho NAM , Taekon YU , Hyunwook LIM , Woohyuk JANG , Bumsoo KIM , Byunghwee PARK , Wongab JUNG , Yoon-Kyung CHOI
Abstract: A touch sensor controller for driving a touch sensor that is stacked on a display panel and includes driving electrodes and receiving electrodes crossing the driving electrodes, the touch sensor controller including: a driving circuit configured to sequentially provide driving signals to the driving electrodes; a read-out circuit configured to, in response to the driving signals, generate touch data based on first sensing signals received from the receiving electrodes and generate display noise data based on a second sensing signal received from a first driving electrode to which a driving signal of the driving signals is not applied from among the driving electrodes; and a touch processor configured to determine whether a touch input has occurred on the touch sensor based on the touch data and the display noise data.
-
公开(公告)号：US20220013069A1
公开(公告)日：2022-01-13
申请号：US17208206
申请日：2021-03-22
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor： Jooyoung AN , Jiheon OK , Hyunwook LIM
IPC: G09G3/3266
Abstract: A display driver integrated circuit includes a first memory, a compensator, an accumulator and a second memory. The first memory stores a plurality of compensation data that are used to compensate for deterioration of a plurality of pixels. The compensator generates a plurality of output image data for image display by compensating a plurality of input image data based on the plurality of compensation data. The accumulator groups the plurality of pixels into a plurality of blocks, generates a plurality of block image data by sampling the plurality of output image data in block units, generates a plurality of block accumulation data in block units based on the plurality of block image data, and generates a plurality of pixel accumulation data in pixel units by synthesizing portions of the plurality of output image data and portions of the plurality of block accumulation data. The second memory stores the plurality of block accumulation data in a first period. The plurality of pixel accumulation data may be stored in a third memory in a second period longer than the first period.
-
公开(公告)号：US20170116954A1
公开(公告)日：2017-04-27
申请号：US15271837
申请日：2016-09-21
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor： Dong-Hoon BAEK , Hyunwook LIM , Kwi Sung YOO , Eun-Young JIN , Kyongho KIM , JaeYoul LEE , Youngmin CHOI
CPC classification number: G09G5/008 , G09G3/2096 , G09G2310/027 , G09G2330/10 , G09G2370/10 , G09G2370/16 , H03L7/0807 , H03L7/0891 , H03L7/095
Abstract: A clock and data recovery circuit in accordance with an embodiment of the inventive concept includes a phase locked loop configured to receive a data stream into which an additional bit is inserted at every reference period to generate parallelized data and a clock signal, and a first detector circuit configured to determine whether the parallelized data is locked based on a bit-conversion of the data stream according to an insertion of the additional bit. The bit-conversion is executed with respect to the additional bits according to a predetermined protocol, or is executed with respect to at least one bit from among data of the data stream between a current one of the additional bits and a next one of the additional bits.
-
公开(公告)号：US20240404455A1
公开(公告)日：2024-12-05
申请号：US18670839
申请日：2024-05-22
Applicant: Samsung Electronics Co., Ltd.
Inventor： Hongki KWON , Taewoo KIM , Jinyong PARK , Hyunwook LIM , Hojun CHUNG
Abstract: A display device including a host interface circuit configured to receive first frame data through a first signal channel and second frame data through a second signal channel, a pixel array including a plurality of pixels, and a plurality of gate lines and a plurality of source lines connected to the plurality of pixels, and an image processing circuit configured to process the first frame data and the second frame data such that the pixel array displays one image including a first area rendered with a first quality and a second area rendered with a second quality that is different from the first quality during one frame period.
-
Patent Agency Ranking
公开(公告)号：US20240235903A9
公开(公告)日：2024-07-11
申请号：US18237638
申请日：2023-08-24
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor： Kyungho RYU , Hyunwook LIM , Beomcheol KIM , Jung-Pil LIM
IPC: H04L25/03
CPC classification number: H04L25/03267 , H04L25/03878
Abstract: A receiver includes a first equalizer that receives an input data signal through a communication channel and equalizes the input data signal based on a first control code to generate a first equalization signal, a second equalizer that equalizes the first equalization signal based on a clock signal and a second control code to generate a second equalization signal, a clock data recovery circuit that restores the clock signal based on the second equalization signal, deserializes the second equalization signal, and outputs a deserialized second equalization signal, and a controller that adjusts the first control code and the second control code based on the deserialized second equalization signal.
-
公开(公告)号：US20240137251A1
公开(公告)日：2024-04-25
申请号：US18237638
申请日：2023-08-23
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor： Kyungho RYU , Hyunwook LIM , Beomcheol KIM , Jung-Pil LIM
IPC: H04L25/03
CPC classification number: H04L25/03267 , H04L25/03878
Abstract: A receiver includes a first equalizer that receives an input data signal through a communication channel and equalizes the input data signal based on a first control code to generate a first equalization signal, a second equalizer that equalizes the first equalization signal based on a clock signal and a second control code to generate a second equalization signal, a clock data recovery circuit that restores the clock signal based on the second equalization signal, deserializes the second equalization signal, and outputs a deserialized second equalization signal, and a controller that adjusts the first control code and the second control code based on the deserialized second equalization signal.
-
公开(公告)号：US20240127764A1
公开(公告)日：2024-04-18
申请号：US18208543
申请日：2023-06-12
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor： Junil PARK , Sugyeung KANG , Yongil Kwon , Kang Joo KIM , Alan Kyongho KIM , Sunkwon KIM , Yong-Yun PARK , Jung-Pil LIM , Hyunwook LIM
CPC classification number: G09G3/3426 , G09G5/008
Abstract: In a backlight apparatus, a master driving circuit generates a transmission frame including a training period including a clock training pattern and a data period including a plurality of data packets respectively corresponding to the plurality of blocks. A plurality of slave driving circuits correspond to the plurality of blocks, respectively, and are connected to the master driving circuit in a daisy chain structure. Each slave driving circuit receives the transmission frame through the daisy chain structure, recovers a clock based on the clock training pattern, and drives the plurality of light emitting elements included in a corresponding block among the plurality of blocks based on its own data packet among a plurality of data packets.
-
公开(公告)号：US20230421671A1
公开(公告)日：2023-12-28
申请号：US18244107
申请日：2023-09-08
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor： Yong-Yun PARK , Kyungho RYU , Kilhoon LEE , Hyunwook LIM , Youngmin CHOI , Kyungae KIM
IPC: H04L69/324
CPC classification number: H04L69/324 , H04L47/43
Abstract: Disclosed is an operating method of an encoder, which includes receiving a first bit stream including first to N-th bits, determining at least one symbol in the first bit stream, wherein the at least one symbol includes “M” consecutive bits each having the first bit value or the second bit value, and generating a first data packet including a first header and at least one packet symbol. The first header includes a least symbol address of a first symbol of the at least one symbol and an inverted value of a bit value of the first bit, a first packet symbol of the at least one packet symbol includes a bit value of the first symbol, a least symbol address of a second symbol of the at least one symbol, and an inverted value of a bit value of a next bit of the first symbol.
-
公开(公告)号：US20230388522A1
公开(公告)日：2023-11-30
申请号：US18233614
申请日：2023-08-14
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor： Jinyong PARK , Hongki KWON , Taewoo KIM , Yonghoon YU , Hyunwook LIM , Byeongcheol JANG , Woohuk JANG , Hojun Chung
IPC: H04N19/174 , G09G5/00
CPC classification number: H04N19/174 , G09G2360/127 , G09G2310/04 , G09G5/006
Abstract: A display driver circuit receives externally-encoded image data and processes the data using a memory (graphic RAM), an internal encoder, and an external decoder configured to operate on the externally-encoded image data. The processed data is provided to a display device by a source driver of the display driver circuit. Data is processed through the graphic RAM and an internal decoder or the external decoder depending on whether a slice of the data is a currently received update slice, a recently received standby slice, or a still slice.
-
-
-
-
-
-
-
-
-
Search Results
23
records
(took 0.02 seconds)
