-
公开(公告)号:US11476310B2
公开(公告)日:2022-10-18
申请号:US16977512
申请日:2019-11-29
Inventor: Zhongyuan Wu , Yongqian Li , Can Yuan , Meng Li , Zhidong Yuan , Dacheng Zhang , Lang Liu
Abstract: A display substrate and a display device are provided. The display substrate includes sub-pixels which are arranged in a sub-pixel array in a first direction and a second direction. At least one sub-pixel includes a first transistor, a second transistor, a third transistor, and a storage capacitor. An active layer of the third transistor includes a body region and a first via hole region successively arranged in the first direction and electrically connected with each other; a first electrode of the third transistor is electrically connected to the first via hole region through a first via hole which is shifted in the second direction with respect to the body region, allowing the active layer incudes a first active layer side connecting the body region and the first via hole region; an extension direction of the first active layer side intersects with both the first direction and the second direction.
-
公开(公告)号:US11469290B2
公开(公告)日:2022-10-11
申请号:US17040260
申请日:2019-11-29
Inventor: Zhongyuan Wu , Yongqian Li , Can Yuan , Meng Li , Zhidong Yuan , Xuehuan Feng , Lang Liu , Dacheng Zhang
Abstract: The present disclosure relates to the field of display technologies, and provides an array substrate, a manufacturing method thereof, and a display panel. In the array substrate, a substrate is provided with a first transistor and a second transistor, a first electrode of the first transistor is electrically connected to a gate of the second transistor; a conductive layer is disposed on the substrate, and includes a first conductor portion, a first semiconductor portion, a second conductor portion that are sequentially connected along a first direction; a first gate insulating layer is disposed on a side of the conductive layer away from the substrate; a first gate layer is disposed on a side of the first gate insulating layer away from the substrate to form the gate of the second transistor; a dielectric layer is disposed on the substrate to cover a part of the first conductor portion, a part of the second conductor portion and a part of the first gate layer, and an orthographic projection of a first via hole disposed on the dielectric layer on the substrate overlaps with orthographic projections of at least a part of the first conductor portion, at least a part of the second conductor portion and the first gate layer on the substrate; and a first source/drain layer is disposed on a side of the dielectric layer away from the substrate to cover the first via hole.
-
253.
公开(公告)号:US20220310020A1
公开(公告)日:2022-09-29
申请号:US17512533
申请日:2021-10-27
Inventor: Xuehuan FENG , Yongqian LI
IPC: G09G3/3266 , G09G3/3225 , G11C19/28
Abstract: A shift register driving method includes: in a black insertion driving period, the black insertion input circuit, in response to a black insertion control signal, causing the output circuit to first output a first sense driving signal and a second sense driving signal, so that the control electrode of the switching transistor receives the first sense driving signal to turn on the switching transistor, the first electrode of the switching transistor receives a sensing data signal, and the control electrode of the sensing transistor receives the second sense driving signal to turn on the sensing transistor, and a second electrode of the sensing transistor outputs a pixel compensation signal, at the same time the sub-pixel stops emitting light; the output circuit outputs a black insertion driving signal, and the pixel circuit receives the black insertion driving signal to turn off the driving transistor, and the sub-pixel keeps not emitting light.
-
公开(公告)号:US11455936B2
公开(公告)日:2022-09-27
申请号:US17294690
申请日:2020-08-20
Inventor: Xuehuan Feng , Yongqian Li
IPC: G09G5/00 , G09G3/20 , G11C19/28 , G09G3/3266
Abstract: A shift register and a drive method therefor, and a gate drive circuit. The shift register includes: an input sub-circuit, a detection control sub-circuit, an output sub-circuit, a first reset sub-circuit, and a pull-down sub-circuit. The detection control sub-circuit is respectively connected to a random detection signal end (OE), a signal input end (INPUT), a first clock signal end (CLKA), a first reset end (RST1), and a pull-up node (PU), and is configured to provide a signal of the first clock signal end (CLKA) for the pull-up node (PU) under the control of the signal input end (INPUT), the random detection signal end (OE), the first clock signal end (CLKA), and the first reset end (RST1).
-
公开(公告)号:US11444132B2
公开(公告)日:2022-09-13
申请号:US16976827
申请日:2019-11-29
Inventor: Zhongyuan Wu , Yongqian Li , Can Yuan , Zhidong Yuan , Meng Li , Dacheng Zhang , Lang Liu
Abstract: A display substrate, a manufacturing method thereof and a display device are provided. The display substrate includes a base substrate and sub-pixels on the base substrate. At least one sub-pixel includes a first transistor, a second transistor, a third transistor, and a storage capacitor. The display substrate further includes an extension portion protruding from the gate electrode of the first transistor, and the extension portion is extended from the gate electrode of the first transistor in the second direction; the extension portion is at least partially overlapped with the first electrode of the second transistor in a direction perpendicular to the base substrate and is electrically connected with the first electrode of the second transistor; in the first direction, the extension portion has a second side closest to the second capacitor electrode, and the second side is recessed in a direction away from the second capacitor electrode.
-
公开(公告)号:US20220180795A1
公开(公告)日:2022-06-09
申请号:US17424486
申请日:2020-08-25
Inventor: Xuehuan FENG , Yongqian LI
Abstract: The invention provides a shift register, a drive method thereof, a gate drive circuit, and a display panel. Wherein, the shift register comprises: a display control circuit connected to a pull-up node, a first power terminal and a first control terminal; a sensing control circuit connected to the pull-up node, a second control terminal and a third control terminal and configured to store a potential of the pull-up node in a display mode under the control of the second control terminal and write the stored potential into the pull-up node in a sensing mode under the control of the third control terminal; and a first output circuit connected to the pull-up node, a first clock terminal and a first output terminal.
-
公开(公告)号:US11328674B2
公开(公告)日:2022-05-10
申请号:US17254728
申请日:2020-06-18
Inventor: Xuehuan Feng , Sixiang Wu
IPC: G09G3/3266 , G11C19/28
Abstract: The present disclosure provides a shift register unit, a driving method thereof, and a gate driving circuit. The shift register unit includes: an input circuit configured to receive an input signal from an input signal terminal and output the input signal to a voltage stabilizer node; a voltage-stabilizing circuit configured to input potential of the voltage stabilizer node to a pull-up node and control potential of the voltage stabilizer node under control of potential of the pull-up node; an output circuit configured to receive a clock signal from a clock signal terminal and provide an output signal to an output signal terminal based on the clock signal received under control of the potential of the pull-up node; and a control circuit configured to control potential of the output signal terminal under control of the potential of the pull-up node.
-
258.
公开(公告)号:US11328672B2
公开(公告)日:2022-05-10
申请号:US16765565
申请日:2020-01-08
Inventor: Xuehuan Feng , Yongqian Li
IPC: G09G5/00 , G09G3/3266 , G09G3/3225 , G11C19/28 , G09G3/36 , G09G3/3208
Abstract: A shift register unit and a driving method thereof, a gate driving circuit, and a display device are provided. The shift register unit includes: a first input circuit, a second input circuit, an output circuit, and a compensation circuit, the first input circuit is configured to write a first input signal to the first node in response to a first control signal; the second input circuit is configured to input a second input signal to the second node in response to a detection control signal and configured to transmit a level of the second node to the first node in response to a second control signal; the compensation circuit is configured to compensate the level of the second node; and the output circuit is configured to output a composite output signal to the output terminal under control of a level of the first node.
-
公开(公告)号:US20220122533A1
公开(公告)日:2022-04-21
申请号:US17271914
申请日:2020-05-13
Inventor: Can YUAN , Pan XU , Yongqian LI , Zhidong YUAN
IPC: G09G3/3233
Abstract: Pixel driving method for driving pixel unit display driving method and display substrate are provided. The pixel unit includes pixel driving circuit, including driving transistor, storage capacitor, and data writing circuit, the driving transistor has control electrode coupled to first terminals of the data writing circuit and the storage capacitor, and first electrode coupled to second terminal of the storage capacitor, and second terminal of the data writing circuit is coupled to data line. The pixel driving method includes: loading a data voltage into the data line, and controlling the first and second terminals of the data writing circuit to be connected; controlling the data line to be floating, and maintaining connection between the first and second terminals of the data writing circuit to reduce gate-source voltage of the driving transistor; and controlling the first and second terminals of the data writing circuit to be disconnected.
-
公开(公告)号:US11296162B2
公开(公告)日:2022-04-05
申请号:US16638556
申请日:2019-09-04
Inventor: Can Yuan , Yongqian Li , Zhidong Yuan
Abstract: An array substrate includes a base substrate (1); a driving transistor (2) on the base substrate (1); an insulating layer (3) on the driving transistor (2), the insulating layer (3) comprising a via hole above a first electrode (21) of the driving transistor (2); a conductive portion (4) on the insulating layer (3); and a light emitting device (6) on the conductive portion (4) and electrically connected to the conductive portion (4). The conductive portion (4) may be electrically connected to the first electrode (21) of the driving transistor (2) through the via hole. The light emitting device (6) may be above the via hole, and an orthographic projection of the light emitting device (6) on the base substrate (1) may cover an orthographic projection of the via hole on the base substrate (1).
-
-
-
-
-
-
-
-
-