-
公开(公告)号:US20180307368A1
公开(公告)日:2018-10-25
申请号:US15956329
申请日:2018-04-18
Applicant: Japan Display Inc.
Inventor: Gen KOIDE
IPC: G06F3/041 , G06F3/044 , H01L27/12 , G02F1/1368 , G02F1/1362 , G02F1/1333
Abstract: According to one embodiment, a display device includes a display unit including electrodes, a touch sensor configured to supply drive signals to the electrodes and receive signals from the electrodes, and a switch circuit group including transistors connected between the touch sensor and the electrodes. The transistors include a first transistor connected to a first electrode via a line of a first length and a second transistor connected to a second electrode via a line of a second length longer than the first length. The channel width of the first transistor is smaller than a channel width of the second transistor.
-
公开(公告)号:US20180284922A1
公开(公告)日:2018-10-04
申请号:US15936939
申请日:2018-03-27
Applicant: Japan Display Inc.
Inventor: Yasuyuki TERANISHI , Gen KOIDE
Abstract: A display device includes a substrate, first electrodes, second electrodes, and a driver. The first electrodes are disposed in a matrix (row-column configuration) in a display region of the substrate. The second electrodes are disposed in a peripheral region on the outside of the display region of the substrate. The driver supplies a drive signal to the first electrodes and the second electrodes. The first electrodes output detection signals corresponding to self-capacitance changes in the first electrodes. The second electrodes output detection signals corresponding to self-capacitance changes in the second electrodes.
-
公开(公告)号:US20180033800A1
公开(公告)日:2018-02-01
申请号:US15659753
申请日:2017-07-26
Applicant: Japan Display Inc.
Inventor: Gen KOIDE
IPC: H01L27/12 , G02F1/1335 , G02F1/1333
Abstract: According to one embodiment, a display device includes a first substrate including a first basement, a scanning line and a signal line, arranged in a display area, a switching element arranged in the display area and electrically connected to the scanning line and the signal line, and a first conductive layer arranged in a periphery region surrounding the display area and formed from a material different from that of the scanning line, a second substrate including a second basement opposing the first conductive layer and spaced therefrom, and a second conductive layer, and includes a first hole which penetrates the second basement, and a connecting material electrically connecting the first conductive layer and the second conductive layer via the first hole.
-
公开(公告)号:US20170220153A1
公开(公告)日:2017-08-03
申请号:US15409867
申请日:2017-01-19
Applicant: Japan Display Inc.
Inventor: Gen KOIDE , Tadayoshi KATSUTA , Toshiaki FUKUSHIMA , Naoyuki OBINATA
CPC classification number: G06F3/044 , G06F3/0412 , G06F3/0416 , G09G3/36
Abstract: A display apparatus which can reduce a parasitic capacitance during driving of driving electrodes based on a self-capacitance detecting method is provided. The display apparatus includes: a plurality of connection wires which are formed in a peripheral area and are connected to a plurality of corresponding video signal lines; a video signal line selection circuit which is connected with a plurality of connection wires, selects at least one connection wire and supplies a signal to the video signal lines; self-capacitance detection wires which extend in a direction intersecting an extension direction of the connection wires and intersects the connection wires; common wires which electrically connect the self-capacitance detection wires and drive electrodes; and transistors which are provided between the self-capacitance detection wires and the common wires. Further, the self-capacitance detection wires extend between a display area and the video signal line selection circuit in a plan view.
-
公开(公告)号:US20170206853A1
公开(公告)日:2017-07-20
申请号:US15384563
申请日:2016-12-20
Applicant: Japan Display Inc.
Inventor: Gen KOIDE
IPC: G09G3/36
CPC classification number: G09G3/3696 , G02F1/134309 , G02F1/136286 , G02F1/1368 , G09G3/3648 , G09G3/3677 , G09G2310/0286
Abstract: A gate voltage generation circuit generates a gate voltage including a first voltage, a second voltage and a third voltage and supplies the gate voltage to a pixel transistor of a display device. The first voltage is a voltage for opening the pixel transistor. The second voltage is lower than the first voltage and is a voltage for closing the pixel transistor. The third voltage is an intermediate voltage between the first voltage and the second voltage. The voltage rises byway of the intermediate voltage at the time of rising from the second voltage to the first voltage.
-
公开(公告)号:US20170162599A1
公开(公告)日:2017-06-08
申请号:US15346810
申请日:2016-11-09
Applicant: Japan Display Inc.
Inventor: Gen KOIDE
IPC: H01L27/12 , G02F1/1343 , G02F1/1362 , G02F1/1368
CPC classification number: H01L27/124 , G02F1/133345 , G02F1/13338 , G02F1/133514 , G02F1/134336 , G02F1/13439 , G02F1/13624 , G02F1/136286 , G02F1/1368 , G02F2001/134345 , G02F2201/121 , G02F2201/123 , G02F2203/04 , G06F3/0412 , G06F3/044 , G06F2203/04108 , G09G3/3677 , G09G3/3688 , G09G2300/0452
Abstract: A transistor substrate includes a plurality of first transistors formed between a power supply wire and a first conductive wire, and a plurality of second transistors formed between the power supply wire and a second conductive wire. A length of a portion of the power supply wire between the plurality of second transistors and a drive signal generation circuit is longer than a length of a portion of the power supply wire between the plurality of first transistors and the drive signal generation circuit, and a total sum of channel widths of second channels included in the plurality of second transistors is wider than a total sum of channel widths of first channels included in the plurality of first transistors.
-
公开(公告)号:US20250081618A1
公开(公告)日:2025-03-06
申请号:US18951902
申请日:2024-11-19
Applicant: Japan Display Inc.
Inventor: Gen KOIDE , Masaki MURASE , Nobuyuki ISHIGE
IPC: H01L27/12 , G02F1/1362 , G02F1/1368 , H01L29/786 , H10K59/131
Abstract: In a transistor substrate of a display device, a plurality of signal lines to which any one of drive signals of a gate signal and a video signal is supplied include a plurality of first signal lines to which the drive signal is supplied. The first signal line is connected to a driving driver, and is formed in an edge region positioned between an end portion of a substrate and a pixel region and in the pixel region. The first signal line is formed to pass through a first wiring formed in a first layer from a second wiring formed in a second layer in the edge region.
-
公开(公告)号:US20250060635A1
公开(公告)日:2025-02-20
申请号:US18934546
申请日:2024-11-01
Applicant: Japan Display Inc.
Inventor: Kenta SEKI , Gen KOIDE , Hayato KURASAWA
IPC: G02F1/1343 , G02F1/1333 , G02F1/1337 , G02F1/1362
Abstract: According to one embodiment, a display device comprises image signal lines, scanning signal lines, pixels, a display area, pixel electrodes, and common electrodes. The common electrodes are configured to detect an object and to display an image in the display area. The common electrodes include first and second common electrodes which are arranged in a first direction. A first slit is provided between the first and second common electrodes. The first and second common electrodes are supplied a signal different from each other. A second slit is provided in the first common electrode. Each of the first slit and the second slit overlaps one of the image signal lines and extends in an extension direction in which the image signal line extends.
-
公开(公告)号:US20240264477A1
公开(公告)日:2024-08-08
申请号:US18636726
申请日:2024-04-16
Applicant: Japan Display Inc.
Inventor: Gen KOIDE , Shimpei NOSHITA , Junichi KITAMURA
IPC: G02F1/133 , G02F1/1335 , G02F1/1337 , G02F1/1343 , G02F1/1345 , G02F1/1362 , G09G3/3225 , G09G3/3233 , G09G3/3266 , G09G3/3275
CPC classification number: G02F1/13306 , G02F1/133514 , G02F1/1337 , G02F1/1343 , G02F1/13454 , G09G3/3225 , G09G3/3266 , G09G3/3275 , G02F1/136286 , G02F2201/56 , G09G3/3233
Abstract: In one embodiment, a display device includes a display area, a peripheral area, scanning lines, signal lines, a first driver in the peripheral area, and a second driver in the peripheral area. The display area has an arc-shaped corner. The first driver includes first and second buffers configured to apply voltage to the scanning lines, a first shift register unit configured to control the first buffer unit, and a second shift register unit configured to control the second buffer unit. At the corner, extension directions of the first buffer unit and the first shift register unit are equal to each other. Extension directions of the second buffer unit and the second shift register unit are different from each other.
-
30.
公开(公告)号:US20240152007A1
公开(公告)日:2024-05-09
申请号:US18410156
申请日:2024-01-11
Applicant: JAPAN DISPLAY INC.
Inventor: Kenta SEKI , Gen KOIDE , Hayato KURASAWA
IPC: G02F1/1343 , G02F1/1333 , G02F1/1337 , G02F1/1362
CPC classification number: G02F1/134318 , G02F1/13338 , G02F1/133707 , G02F1/134336 , G02F1/136286 , G02F2201/121
Abstract: According to one embodiment, a display device comprises image signal lines, scanning signal lines, pixels, a display area, pixel electrodes, and common electrodes. The common electrodes are configured to detect an object and to display an image in the display area. The common electrodes include first and second common electrodes which are arranged in a first direction. A first slit is provided between the first and second common electrodes. The first and second common electrodes are supplied a signal different from each other. A second slit is provided in the first common electrode. Each of the first slit and the second slit overlaps one of the image signal lines and extends in an extension direction in which the image signal line extends.
-
-
-
-
-
-
-
-
-