APPARATUS, METHOD, AND COMPUTER PROGRAM
    22.
    发明公开

    公开(公告)号:US20230370986A1

    公开(公告)日:2023-11-16

    申请号:US18195594

    申请日:2023-05-10

    CPC classification number: H04W56/0015 H04W56/0055

    Abstract: The disclosure relates to an apparatus comprising: means for determining (1000) that a second sidelink synchronization reference user equipment extends synchronization coverage of a first sidelink synchronization reference user equipment; means for determining (1002) a first synchronization error between the first sidelink synchronization reference user equipment and the second sidelink synchronization reference user equipment and a second synchronization error between the first sidelink synchronization reference user equipment and the apparatus; and means for determining (1004) whether to operate the apparatus as a sidelink synchronization reference user equipment and extend the synchronization coverage of the first sidelink synchronization reference user equipment based on the first synchronization error and the second synchronization error.

    TIME COMPENSATION VIA SIDELINK RELAY IN TELECOMMUNICATION SYSTEMS

    公开(公告)号:US20250159633A1

    公开(公告)日:2025-05-15

    申请号:US18837958

    申请日:2022-02-16

    Abstract: An apparatus includes a memory and processing circuitry. The processing circuitry is configured to cause the apparatus to request synchronization reference source information from a user equipment, determine whether to conduct an offset compensation based on the synchronization reference source information, and, in response to a determination to conduct the offset compensation, obtain a first propagation delay associated with the apparatus, determine a reference time based on the first propagation delay, and forward the reference time to the user equipment.

    UTC TRACEABILITY SUPPORT FOR TERMINAL DEVICES

    公开(公告)号:US20240393473A1

    公开(公告)日:2024-11-28

    申请号:US18700184

    申请日:2021-10-13

    Abstract: According to an aspect, there is an apparatus comprising at least one processor and at least one memory including computer program code. The at least one memory and the computer program code configured, with the at least one processor, to cause the apparatus at least to receive, from a serving access node, a downlink radio resource control message comprising reference time information for a clock provided by the serving access node and traceability information for enabling traceability of the clock to a reference time standard. The traceability information comprises at least information on a clock class indicative of a current status of the clock provided by the serving access node.

    CORRECTION OF REFERENCE CLOCK SYSTEMATIC ERRORS OF USER EQUIPMENT

    公开(公告)号:US20240214096A1

    公开(公告)日:2024-06-27

    申请号:US18554276

    申请日:2021-04-06

    CPC classification number: H04J3/0661 H04L5/0051 H04W56/0015 H04W56/004

    Abstract: Embodiments of the present disclosure relate to devices, methods, apparatuses and computer readable storage media of the correction of reference clock systematic errors of the UE. The method comprises generating, at a first device, reference time information comprising a first local timestamp of the first device at a boundary of a system frame number; and transmitting the reference time information to a second device for time synchronization between the first device and the second device. In this way, errors on the absolute time delivery to the UE that are not visible on the air interface can be captured and the accuracy of the time synchronization between the UE and the gNB can be improved.

Patent Agency Ranking