利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

198 条记录 (耗时 0.034 秒)

    NEURAL NETWORK CONVOLUTION COMPUTATION METHOD AND DEVICE, AND COMPUTER-READABLE STORAGE MEDIUM
    31.
    发明申请
    NEURAL NETWORK CONVOLUTION COMPUTATION METHOD AND DEVICE, AND COMPUTER-READABLE STORAGE MEDIUM 审中-公开

    公开(公告)号：US20190311242A1

    公开(公告)日：2019-10-10

    申请号：US16440204

    申请日：2019-06-13

    申请人： Shanghai Cambricon Information Technology Co., Ltd.

    发明人： Tianshi CHEN ,  Yimin ZHUANG ,  Qi GUO ,  Shaoli LIU ,  Yunji CHEN

    IPC分类号： G06N3/02 ,  G06F17/16

    摘要： Aspects of a neural network convolution device are described herein. The aspects may include a matrix transformer and a matrix multiplication module. The matrix transformer may be configured to receive an input data matrix and a weight matrix, transform the input data matrix into a transformed input data matrix based on a first transformation matrix, and transform the weight matrix into a transformed weight matrix based on a second transformation matrix. The matrix multiplication module may be configured to multiply one or more input data elements in the transformed input data matrix with one or more weight elements in the transformed weight matrix to generate an intermediate output matrix. The matrix transformer may be further configured to transform the intermediate output matrix into an output matrix based on an inverse transformation matrix.

    COMPILING METHOD, RUNNING METHOD, AND RELATED PRODUCT
    36.
    发明公开
    COMPILING METHOD, RUNNING METHOD, AND RELATED PRODUCT 审中-公开

    公开(公告)号：US20240220819A1

    公开(公告)日：2024-07-04

    申请号：US18374262

    申请日：2023-09-28

    申请人： Shanghai Cambricon Information Technology Co., Ltd

    发明人： Xueting GUO ,  Huiying LAN

    IPC分类号： G06N3/10

    CPC分类号： G06N3/10

    摘要： A compiling method for a computing graph is implemented by a processing apparatus, and a running method for a computing graph is implemented by a computing apparatus. The processing apparatus and the computing apparatus are included in a combined processing apparatus. The combined processing apparatus further includes an interface apparatus. The computing apparatus interacts with the processing apparatus to jointly complete a computing operation specified by a user. The combined processing apparatus further includes a storage apparatus. The storage apparatus is respectively connected to the computing apparatus and the processing apparatus and is configured to store data of the computing apparatus and the processing apparatus. The compiling method and the running method for the computing graph may simplify user operations and improve optimization performance of the computing graph.

    Network-on-chip data processing method and device
    37.
    发明授权
    Network-on-chip data processing method and device 有权

    公开(公告)号：US11960431B2

    公开(公告)日：2024-04-16

    申请号：US17564579

    申请日：2021-12-29

    申请人： Shanghai Cambricon Information Technology Co., Ltd.

    发明人： Shaoli Liu ,  Zhen Li ,  Yao Zhang

    IPC分类号： G06F15/78 ,  G06F11/07 ,  G06F13/40 ,  G06N3/04

    CPC分类号： G06F13/4068 ,  G06N3/04

    摘要： The present application relates to a network-on-chip data processing method. The method is applied to a network-on-chip processing system, the network-on-chip processing system is used for executing machine learning calculation, and the network-on-chip processing system comprises a storage device and a calculation device. The method comprises: accessing the storage device in the network-on-chip processing system by means of a first calculation device in the network-on-chip processing system, and obtaining first operation data; performing an operation on the first operation data by means of the first calculation device to obtain a first operation result; and sending the first operation result to a second calculation device in the network-on-chip processing system. According to the method, operation overhead can be reduced and data read/write efficiency can be improved.

    Network-on-chip data processing method and device
    40.
    发明授权
    Network-on-chip data processing method and device 有权

    公开(公告)号：US11880330B2

    公开(公告)日：2024-01-23

    申请号：US17564492

    申请日：2021-12-29

    申请人： Shanghai Cambricon Information Technology Co., Ltd.

    发明人： Shaoli Liu ,  Zhen Li ,  Yao Zhang

    IPC分类号： G06F13/40 ,  G06N3/04

    CPC分类号： G06F13/4068 ,  G06N3/04

    摘要： The present application relates to a network-on-chip data processing method. The method is applied to a network-on-chip processing system, the network-on-chip processing system is used for executing machine learning calculation, and the network-on-chip processing system comprises a storage device and a calculation device. The method comprises: accessing the storage device in the network-on-chip processing system by means of a first calculation device in the network-on-chip processing system and obtaining first operation data; performing an operation on the first operation data by means of the first calculation device to obtain a first operation result; and sending the first operation result to a second calculation device in the network-on-chip processing system. According to the method, operation overhead can be reduced and data read/write efficiency can be improved.