-
公开(公告)号:US20140317425A1
公开(公告)日:2014-10-23
申请号:US13864723
申请日:2013-04-17
Applicant: APPLE INC.
Inventor: Wei-Han Lien , Gerard R. Williams, III , Rohit Kumar , Sandeep Gupta , Suresh Periyacheri , Shih-Chieh R. Wen
IPC: G06F1/32
CPC classification number: G06F1/3237 , G06F1/324 , G06F1/3296 , Y02D10/126 , Y02D10/128 , Y02D10/172
Abstract: An apparatus for performing instruction throttling for a multi-processor system is disclosed. The apparatus may include a power estimation circuit, a table, a comparator, and a finite state machine. The power estimation circuit may be configured to receive information on high power instructions issued to a first processor and a second processor, and generate a power estimate dependent upon the received information. The table may be configured to store one or more pre-determined power threshold values, and the comparator may be configured to compare the power estimate with at least one of the pre-determined power threshold values. The finite state machine may be configured to adjust the throttle level of the first and second processors dependent upon the result of the comparison.
Abstract translation: 公开了一种用于执行多处理器系统的指令调节的装置。 该装置可以包括功率估计电路,表,比较器和有限状态机。 功率估计电路可以被配置为接收关于发给第一处理器和第二处理器的高功率指令的信息,并且根据所接收的信息生成功率估计。 该表可以被配置为存储一个或多个预定功率阈值,并且比较器可以被配置为将功率估计与预定功率阈值中的至少一个进行比较。 有限状态机可以被配置为根据比较的结果来调节第一和第二处理器的节气门位置。
-
32.
公开(公告)号:US20140195789A1
公开(公告)日:2014-07-10
申请号:US13735694
申请日:2013-01-07
Applicant: APPLE INC.
Inventor: Sandeep Gupta , Shyam Sundar , Wei-Han Lien , Gerard R. Williams, III , Conrado Blasco-Allue
IPC: G06F9/38
CPC classification number: G06F9/3844 , G06F9/30072 , G06F9/3806 , G06F9/3848
Abstract: A circuit for implementing a branch target buffer. The branch target buffer may include a memory that stores a plurality of entries. Each entry may include a tag value, a target value, and a prediction accuracy value. A received index value corresponding to an indirect branch instruction may be used to select one of entries of the plurality of entries, and a received tag value may then be compared to the tag value of the selected entries in the memory. An entry in the memory may be selected in response to a determination that the received tag does not match the tag value of compared entries. The selected entry may be allocated to the indirect instruction branch dependent upon the prediction accuracy values of the plurality of entries.
Abstract translation: 用于实现分支目标缓冲器的电路。 分支目标缓冲器可以包括存储多个条目的存储器。 每个条目可以包括标签值,目标值和预测精度值。 对应于间接分支指令的接收到的索引值可以用于选择多个条目中的一个条目,然后将接收的标签值与存储器中所选条目的标签值进行比较。 响应于接收到的标签与被比较的条目的标签值不匹配的确定,可以选择存储器中的条目。 所选择的条目可以根据多个条目的预测精度值分配给间接指令分支。
-