-
41.
公开(公告)号:US11763740B2
公开(公告)日:2023-09-19
申请号:US17762330
申请日:2021-04-15
发明人: Guangliang Shang , Libin Liu , Tian Dong , Jiangnan Lu , Shiming Shi
IPC分类号: G09G3/20 , G09G3/3208 , G11C19/28 , G09G3/3225
CPC分类号: G09G3/3225 , G11C19/28 , G09G2300/0426 , G09G2300/0852 , G09G2310/0286 , G09G2310/08 , G09G2320/0223 , G09G2320/0233 , G09G2320/0247
摘要: The present disclosure provides a signal generation circuit, a signal generation method, a signal generation module and a display device. The signal generating circuit includes an input terminal, a signal output terminal, a transmission control circuit, a first output circuit, and an output control circuit; the output control circuit is electrically connected to a first output control terminal, a second output control terminal, a second voltage terminal, the signal writing-in terminal, the signal output terminal and the first voltage terminal, configured to control to connect the signal writing-in terminal and the second voltage terminal under the control of a second output control signal provided by the second output control terminal, and control to connect the signal output terminal and the first voltage terminal under the control of a first output control signal provided by the first output control terminal. The present disclosure expands an adjustment range of frequency of a PWM signal.
-
42.
公开(公告)号:US20230162685A1
公开(公告)日:2023-05-25
申请号:US17631780
申请日:2021-03-05
发明人: Jiangnan Lu , Guangliang Shang , Xinshe Yin , Libin Liu , Ke Feng
IPC分类号: G09G3/3266 , G11C19/28
CPC分类号: G09G3/3266 , G11C19/28 , G09G2310/0286 , G09G2300/0408
摘要: A shift register unit, a method for driving a shift register unit, a gate driving circuit, and a display device are provided. The shift register unit includes: an input control circuit, configured to control a level of the first node; a first control circuit, configured to control a level of the second node; a second control circuit, configured to control the level of the second node under control of a fourth clock signal and an output signal; an output circuit, configured to control a level of the output terminal under control of the level of the first node and the level of the second node; and a first reset circuit, configured to control the level of the output terminal under control of the first enable signal, so as to allow the output terminal to stably output a non-operating level during a detection phase.
-
43.
公开(公告)号:US11387305B2
公开(公告)日:2022-07-12
申请号:US16475471
申请日:2018-08-10
发明人: Shi Shu , Jiangnan Lu , Xing Zhang , Wei Liu , Zhengliang Li , Cuili Gai
IPC分类号: H01L27/32 , H01L51/56 , H01L29/786
摘要: The present application provides a display substrate having a plurality of subpixel areas. The display substrate includes a base substrate; a plurality of thin film transistors on the base substrate; and a plurality of semiconductor junctions configured to shield light from irradiating on active layers of the plurality of thin film transistors.
-
公开(公告)号:US11385494B2
公开(公告)日:2022-07-12
申请号:US16649550
申请日:2019-09-12
发明人: Yang Yue , Shi Shu , Chuanxiang Xu , Haitao Huang , Xiang Li , Jiangnan Lu , Qi Yao
IPC分类号: G02F1/1335 , G02F1/13357 , G02F1/1333
摘要: A color filter substrate, a manufacturing method thereof and a display device are provided. The color filter substrate includes: a base substrate; a black matrix on the base substrate, the black matrix including a plurality of openings and a bank surrounding each opening; a color filter layer in each opening; a first planarization layer covering the color filter layer, and the bank protruding relative to the first planarization layer in a direction away from the base substrate; a second planarization layer covering both the first planarization layer and the bank, the second planarization layer including a first surface distal to the base substrate; and a grating layer on the second planarization layer. The first surface of the second planarization layer includes a first portion and a second portion, an orthographic projection of the first portion on the base substrate at least partially overlaps with an orthographic projection of the plurality of openings on the base substrate, an orthographic projection of the second portion on the base substrate at least partially overlaps with an orthographic projection of the bank on the base substrate, and a vertical distance between the first portion and a surface of the base substrate close to the second planarization layer is greater than a vertical distance between the second portion and the surface of the base substrate close to the second planarization layer.
-
公开(公告)号:US20210223655A1
公开(公告)日:2021-07-22
申请号:US16303358
申请日:2017-12-07
发明人: Shi Shu , Chuanxiang Xu , Jiangnan Lu , Yang Yue , Yue Shi
IPC分类号: G02F1/157 , H01L27/32 , G02F1/155 , G09G3/38 , G09G3/3225
摘要: The present application discloses a display panel having an array of a plurality of subpixels. The display panel includes a plurality of light modulators configured to modulate display contrast of the display panel. Each of the plurality of light modulators is in a light modulation region configured to allow light transmitting through the display panel. Light transmittance in the light modulation region is controlled by a first gate line and a first data line for driving image display in a first subpixel of the plurality of subpixels.
-
公开(公告)号:US11037491B1
公开(公告)日:2021-06-15
申请号:US16830775
申请日:2020-03-26
发明人: Jiangnan Lu , Libin Liu
IPC分类号: G09G5/10 , G09G3/3225 , G09G3/3275
摘要: The disclosure discloses a display panel and a display device. Each data writing circuit includes: a first sub-data writing transistor, a second sub-data writing transistor and a distributed capacitor; a gate of the first sub-data writing transistor and a gate of the second sub-data writing transistor are both electrically connected with a corresponding scanning signal line, a first end of the first sub-data writing transistor is electrically connected with a corresponding data line, a second end of the first sub-data writing transistor is electrically connected with a first end of the second sub-data writing transistor, a second end of the second sub-data writing transistor is electrically connected with a gate of the driving transistor, and a first electrode of the distributed capacitor is electrically connected with the second end of the first sub-data writing transistor, and a second electrode of the distributed capacitor is electrically connected with a fixed voltage signal end.
-
47.
公开(公告)号:US10943537B2
公开(公告)日:2021-03-09
申请号:US16619224
申请日:2018-12-03
发明人: Hongge Li , Yuliang Li , Jiangnan Lu
IPC分类号: G09G3/3233
摘要: A pixel circuit configured to drive a light-emitting element and a driving method therefor, and a display substrate, the pixel circuit comprising: a first switch sub-circuit configured to input, under the control of a first control signal line, a data signal of a data signal line to a first node; a second switch sub-circuit configured to input, under the control of a second control signal line, a first signal of a first signal line to a second node; a driving sub-circuit configured to drive, under the control of the potential of the first node, the light-emitting element to emit light; and a memory sub-circuit configured to store a threshold voltage of the driving sub-circuit before the second switch sub-circuit is turned on in each work cycle of the pixel circuit.
-
公开(公告)号:US20200033675A1
公开(公告)日:2020-01-30
申请号:US16508833
申请日:2019-07-11
发明人: Jiangnan Lu , Shi Shu , Kang Guo , Qi Yao
IPC分类号: G02F1/1335
摘要: Provided are a manufacturing method of a display substrate, a display substrate and a display device, which belongs to the field of display technologies. The manufacturing method of the display substrate includes: forming a first planarization layer on a base substrate on which a patterned film layer is formed; forming a first buffer layer on the side, away from the base substrate, of the first planarization layer; forming a second buffer layer on the side, away from the base substrate, of the first buffer layer; and forming a Wire Grid Polarizer (WGP) on the side, away from the base substrate, of the second buffer layer.
-
-
-
-
-
-
-