公开(公告)号：US11101005B2

公开(公告)日：2021-08-24

申请号：US16891407

申请日：2020-06-03

Applicant: KIOXIA CORPORATION

Inventor： Hiroshi Maejima

IPC: G11C16/34 ,  G11C16/08 ,  G11C16/32 ,  G11C16/04 ,  G11C16/10 ,  G11C16/16 ,  G11C16/26

Abstract: A memory device includes first and second memory strings, first and second word lines and a controller. The first memory string includes first and second memory cells, a first select transistor, a second select transistor, and a third select transistor between the first and second memory cells. The second memory string includes third and fourth memory cells, a fourth select transistor above the third memory cell, a fifth select transistor below the fourth memory cell, and a sixth select transistor between the third and fourth memory cells. The first word line is electrically connected to gates of the first and third memory cells. The second word line is electrically connected to gates of the second and fourth memory cells. The controller is configured to execute a read operation on one of the memory cells, the read operation including a first phase and a second phase after the first phase.