-
公开(公告)号:US20190286483A1
公开(公告)日:2019-09-19
申请号:US16298709
申请日:2019-03-11
Applicant: Texas Instruments Incorporated
Inventor: Kedar Chitnis , Mihir Narendra Mody , Jesse Gregory Villarreal, JR. , Lucas Carl Weaver , Brijesh Jadav , Niraj Nandan
Abstract: Methods, apparatus, systems and articles of manufacture (e.g., physical storage media) to implement thread scheduling for multithreaded data processing environments are disclosed. Example thread schedulers disclosed herein for a data processing system include a buffer manager to determine availability of respective buffers to be acquired for respective processing threads implementing respective functional nodes of a processing flow, and to identify first ones of the processing threads as stalled due to unavailability of at least one buffer in the respective buffers to be acquired for the first ones of the processing threads. Disclosed example thread schedulers also include a thread execution manager to initiate execution of second ones of the processing threads that are not identified as stalled.
-
52.
公开(公告)号:US20190188066A1
公开(公告)日:2019-06-20
申请号:US15844170
申请日:2017-12-15
Applicant: Texas Instruments Incorporated
Inventor: Mihir Narendra Mody , Niraj Nandan , Hetul Sanghvi , Manoj Koul
CPC classification number: G06F11/079 , G06F11/0736 , G06F11/0751 , G06F11/0772 , G06K9/6202 , G06T5/00 , G06T7/0002 , H04L41/0677
Abstract: Methods, apparatus, and articles of manufacture providing an efficient safety mechanism for signal processing hardware are disclosed. An example apparatus includes an input interface to receive an input signal; a hardware accelerator to process the input signal, the hardware accelerator including: unprotected memory to store non-critical data corresponding to the input signal; and protected memory to store critical data corresponding to the input signal; and an output interface to transmit the processed input signal.
-
公开(公告)号:US20190130534A1
公开(公告)日:2019-05-02
申请号:US16178200
申请日:2018-11-01
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Mihir Narendra Mody , Shashank Dabral , Jesse Gregory Villarreal , William Wallace , Niraj Nandan
Abstract: A method for filtering noise for imaging includes receiving an image frame having position and range data. A filter size divides the frame into filter windows for processing each of the filter windows. For the first pixel, a space to the center pixel and a range difference between this pixel and the center pixel is determined and used for choosing a selected weight from weights in a 2D weight LUT including weighting for space and range difference, a filtered range value is calculated by applying the selected 2D weight to the pixel, and the range, filtered range value and selected 2D weight are summed. The determining, choosing, calculating and summing are repeated for at least the second pixel. A total sum of contributions from the first and second pixel are divided by the sum of selected 2D weights to generate a final filtered range value for the center pixel.
-
公开(公告)号:US20170118480A1
公开(公告)日:2017-04-27
申请号:US15295793
申请日:2016-10-17
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Mihir Narendra Mody , Niraj Nandan , Hideo Tamama
IPC: H04N19/436 , H04N19/14 , H04N19/82 , H04N19/182 , H04N19/186 , H04N19/423 , H04N19/117 , H04N19/176
CPC classification number: H04N19/436 , H04N19/117 , H04N19/14 , H04N19/176 , H04N19/182 , H04N19/186 , H04N19/423 , H04N19/82
Abstract: A method for sample adaptive offset (SAO) filtering of largest coding units (LCUs) of a video frame in an SAO component is provided that includes receiving, by the SAO component, an indication that deblocked pixel blocks of an LCU are available, and applying SAO filtering, by the SAO component, to each pixel block of pixel blocks of an SAO processing area corresponding to the LCU responsive to the indication, wherein pixels of each pixel block of the SAO processing area are filtered in parallel.
-
55.
公开(公告)号:US20150016499A1
公开(公告)日:2015-01-15
申请号:US14330553
申请日:2014-07-14
Applicant: Texas Instruments Incorporated
Inventor: Niraj Nandan
IPC: H04N19/433 , G06F13/28
CPC classification number: G06F13/28
Abstract: This invention for a VDMA will enable ultra HD resolution (4K) encode/decode at 30 frames per second. This invention maximizes interconnect/DDR utilization and reduces CPU intervention using virtual alignment, sub-tile optimization, transaction breakdown strategy, 4D indexing, a dedicated interface with the host and frame padding. The VDMA has separate buffers for non-determinative synchronous data transfers and determinative asynchronous data transfers.
Abstract translation: 用于VDMA的本发明将实现每秒30帧的超高分辨率(4K)编码/解码。 本发明使互连/ DDR利用率最大化,并使用虚拟对准,子块优化,事务分解策略,4D索引,与主机和帧填充的专用接口来减少CPU干预。 VDMA具有用于非确定性同步数据传输和确定性异步数据传输的单独缓冲器。
-
56.
公开(公告)号:US20140341287A1
公开(公告)日:2014-11-20
申请号:US14279318
申请日:2014-05-16
Applicant: Texas Instruments Incorporated
Inventor: Mihir Narendra Mody , Niraj Nandan , Hideo Tamama
CPC classification number: H04N19/436 , H04N19/117 , H04N19/14 , H04N19/176 , H04N19/182 , H04N19/186 , H04N19/423 , H04N19/82
Abstract: A method for sample adaptive offset (SAO) filtering of largest coding units (LCUs) of a video frame in an SAO component is provided that includes receiving, by the SAO component, an indication that deblocked pixel blocks of an LCU are available, and applying SAO filtering, by the SAO component, to each pixel block of pixel blocks of an SAO processing area corresponding to the LCU responsive to the indication, wherein pixels of each pixel block of the SAO processing area are filtered in parallel.
Abstract translation: 提供了一种用于在SAO组件中的视频帧的最大编码单元(LCU)的采样自适应偏移(SAO)滤波的方法,其包括由SAO组件接收到LCU的解块像素块可用的指示,以及应用 通过SAO分量对SAO处理区域的对应于该LCU的SAO处理区域的每个像素块进行SAO滤波,其中SAO处理区域的每个像素块的像素被并行地滤波。
-
公开(公告)号:US12262061B2
公开(公告)日:2025-03-25
申请号:US18219788
申请日:2023-07-10
Applicant: Texas Instruments Incorporated
Inventor: Niraj Nandan , Mullangi Venkata Ratna Reddy
IPC: H04N19/80 , H04N19/423 , H04N19/86
Abstract: A de-blocking filter includes a reconstructed memory that is configured to store reconstructed pixels corresponding to a current macroblock of a video image to be filtered. The current macroblock includes a set of sub-blocks, each sub-block having horizontal edges and vertical edges. An internal pixel buffer in the de-blocking filter is configured to store pixels corresponding to the set of sub-blocks from the reconstructed memory, and to store partially filtered pixels corresponding to a set of partially filtered macroblocks. An edge order controller in the de-blocking filter is configured to load the pixels corresponding to the set of sub-blocks into a filter engine from the internal pixel buffer, to filter the set of sub-blocks, such that, at least one horizontal edge is filtered before filtering all vertical edges of the set of sub-blocks.
-
公开(公告)号:US20240427716A1
公开(公告)日:2024-12-26
申请号:US18816201
申请日:2024-08-27
Applicant: Texas Instruments Incorporated
Inventor: Niraj Nandan , Rajasekhar Reddy Allu , Brian Chae , Mihir Mody
Abstract: Systems and methods enable data aggregation and pattern adaptation in hardware acceleration subsystems. In an example, a system, which may be a hardware thread scheduling system, includes schedulers, each associated with a pattern adapter; hardware accelerators respectively coupled to the schedulers; load store engines respectively associated with the hardware accelerators; a memory coupled to the load store engines; and a direct memory access (DMA) circuit coupled to the memory. Each pattern adapter is able to convert data from one format to another, and each load store engine is able to aggregate data elements to form larger data elements to improve overall processing efficiency.
-
公开(公告)号:US12143729B2
公开(公告)日:2024-11-12
申请号:US17538833
申请日:2021-11-30
Applicant: Texas Instruments Incorporated
Inventor: Gang Hua , Mihir Narendra Mody , Niraj Nandan , Shashank Dabral , Rajasekhar Reddy Allu , Denis Roland Beaudoin
Abstract: A technique for image processing, comprising: receiving input image data, wherein the image data is companded into a first bit depth, wherein the image data includes incomplete color values for pixels of the image data, and wherein the image data is associated with a first color space, interpolating the image data to generate color values for the incomplete color values for pixels of the image data, expanding the image data from the first bit depth to a second bit depth, wherein the color values of the expanded image data have a linear dynamic range, and wherein the second bit depth is higher than the first bit depth, converting the color values for pixels of the expanded image data from the first color space to a second color space, and compressing the color values for pixels of the image data to a third bit depth, the third bit depth lower than the second bit depth, and wherein the compressed color values have a nonlinear dynamic range.
-
公开(公告)号:US20240323406A1
公开(公告)日:2024-09-26
申请号:US18735496
申请日:2024-06-06
Applicant: Texas Instruments Incorporated
Inventor: Mihir Narendra Mody , Niraj Nandan , Hideo Tamama
IPC: H04N19/176 , H04N19/117 , H04N19/14 , H04N19/186 , H04N19/82 , H04N19/86
CPC classification number: H04N19/176 , H04N19/117 , H04N19/14 , H04N19/82 , H04N19/86 , H04N19/186
Abstract: A method of de-blocking filtering a processed video is provided. The processed video includes a plurality of blocks and each block includes a plurality of sub-blocks. A current block of the plurality of blocks includes vertical edges and horizontal edges. The processed video further includes a set of control parameters and reconstructed pixels corresponding to the current block. A boundary strength index is estimated at the vertical edges and at the horizontal edges of the current block. The set of control parameters, the reconstructed pixels corresponding to the current block and partially filtered pixels corresponding to a set of adjacent sub-blocks are loaded. The vertical edges and the horizontal edges of the current block are filtered based on the boundary strength index and the set of control parameters such that a vertical edge of the current block is filtered before filtering at least one horizontal edge of the current block.
-
-
-
-
-
-
-
-
-