中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

141 records (took 0.026 seconds)

    NON-VOLATILE SEMICONDUCTOR STORAGE DEVICE
    63.
    发明申请
    NON-VOLATILE SEMICONDUCTOR STORAGE DEVICE 失效
    非挥发性半导体存储器件

    公开(公告)号：US20080094898A1

    公开(公告)日：2008-04-24

    申请号：US11872281

    申请日：2007-10-15

    Applicant: Hiroaki Nakano ,  Toshimasa Namekawa ,  Hiroshi Ito ,  Osamu Wada ,  Atsushi Nakayama

    Inventor： Hiroaki Nakano ,  Toshimasa Namekawa ,  Hiroshi Ito ,  Osamu Wada ,  Atsushi Nakayama

    IPC: G11C16/04 ,  G11C7/00

    CPC classification number: G11C17/16 ,  G11C7/1006 ,  G11C17/18

    Abstract: A memory cell array includes a plurality of non-volatile semiconductor memory elements, each memory element storing data in a non-volatile manner. A shift register stores data read from the semiconductor memory element and sequentially transfers the data outside, the shift register also stores data transferred from outside and stores the data in the semiconductor memory element. A syndrome generation circuit is connected to an output terminal of the shift register, the syndrome generation circuit generating syndrome of data output from the output terminal. An error-correction circuit uses the data and the syndrome to correct an error of the data.

    Abstract translation: 存储单元阵列包括多个非易失性半导体存储器元件，每个存储元件以非易失性方式存储数据。 移位寄存器存储从半导体存储元件读取的数据，并将数据顺序地传送到外部，移位寄存器还存储从外部传送的数据，并将数据存储在半导体存储元件中。 校正子产生电路连接到移位寄存器的输出端，校正子产生电路产生从输出端输出的数据的校正子。 误差校正电路使用数据和校正子来纠正数据的错误。

    Semiconductor integrated circuit device
    64.
    发明授权
    Semiconductor integrated circuit device 失效
    半导体集成电路器件

    公开(公告)号：US07345927B2

    公开(公告)日：2008-03-18

    申请号：US10960011

    申请日：2004-10-08

    Applicant: Osamu Wada ,  Toshimasa Namekawa

    Inventor： Osamu Wada ,  Toshimasa Namekawa

    IPC: G11C7/10

    CPC classification number: G11C7/18 ,  G11C7/065 ,  G11C11/4091 ,  G11C11/4097 ,  G11C2207/065

    Abstract: A semiconductor integrated circuit device includes a plurality of sense amplifier line pairs, a plurality of sense amplifier latch circuits respectively connected to the sense amplifier line pairs, and a sense amplifier driver circuit which supplies a sense amplifier activation signal to the sense amplifier latch circuits. The sense amplifier driver circuit is provided for each of the plurality of sense amplifier latch circuits and supplies the sense amplifier activation signal to each of the plurality of sense amplifier latch circuits.

    Abstract translation: 半导体集成电路器件包括多个读出放大器线对，分别连接到感测放大器线对的多个读出放大器锁存电路，以及向读出放大器锁存电路提供读出放大器激活信号的读出放大器驱动电路。 为多个读出放大器锁存电路中的每一个提供读出放大器驱动电路，并将读出放大器激活信号提供给多个读出放大器锁存电路中的每一个。

    Nonvolatile semiconductor memory device to which information can be written only once
    65.
    发明授权
    Nonvolatile semiconductor memory device to which information can be written only once 有权
    只能写入一次信息的非易失性半导体存储器件

    公开(公告)号：US07345903B2

    公开(公告)日：2008-03-18

    申请号：US11231983

    申请日：2005-09-22

    Applicant: Hiroaki Nakano ,  Toshimasa Namekawa ,  Atsushi Nakayama ,  Osamu Wada ,  Hiroshi Ito

    Inventor： Hiroaki Nakano ,  Toshimasa Namekawa ,  Atsushi Nakayama ,  Osamu Wada ,  Hiroshi Ito

    IPC: G11C17/00

    CPC classification number: G11C17/16 ,  G11C17/18

    Abstract: A nonvolatile semiconductor memory device having a storage element which is programmed with information by breaking an insulating film of the storage element, includes a cell array including a plurality of storage cells arranged in matrix, each of the storage cells having the storage element and a selection switch connected in series to the storage element, and a row selection control circuit which activates a row selection line connected to a given number of storage cells. The device further includes a write control circuit which controls a voltage of each of data lines bit by bit in accordance with write data, the data lines being connected to a given number of storage cells connected to the row selection line activated by the row selection control circuit.

    Abstract translation: 一种具有存储元件的非易失性半导体存储器件，其通过破坏存储元件的绝缘膜而被编程为信息，包括：具有矩阵排列的多个存储单元的单元阵列，每个存储单元具有存储元件和选择 开关串联连接到存储元件，以及行选择控制电路，其激活连接到给定数量的存储单元的行选择线。 该装置还包括写入控制电路，其根据写入数据逐位地控制数据线的电压，数据线连接到与行选择控制激活的行选择线连接的给定数量的存储单元 电路。

    Environment-compliant image display system and image processing method
    66.
    发明授权
    Environment-compliant image display system and image processing method 有权
    符合环境的图像显示系统和图像处理方法

    公开(公告)号：US07345692B2

    公开(公告)日：2008-03-18

    申请号：US10111323

    申请日：2001-08-28

    Applicant: Osamu Wada

    Inventor： Osamu Wada

    IPC: G09G5/02

    CPC classification number: H04N9/3182 ,  G09G3/002 ,  G09G5/02 ,  G09G5/06 ,  G09G2320/0626 ,  G09G2320/0666 ,  G09G2360/144 ,  H04N5/57 ,  H04N5/58 ,  H04N9/31 ,  H04N9/3194 ,  H04N9/64 ,  H04N9/73 ,  H04N17/02

    Abstract: To provide an environment-compliant image display system, image processing method, and information storage medium that enable correction of images within a shorter time, a Y value of color signals (Y3, x3, y3) measured by a color light sensor 60 and converted by an Y3x3y3 conversion section 143 is replaced with Y1, which is a Y value of an ideal environment, by a Y replacing section 142; color difference between the replaced color signals (Y1, x3, y3) and ideal color signals (Y1, x1, y1) is obtained by a color difference calculation section 145; and image display information is corrected by using that color difference (Δx, Δy).

    Abstract translation: 为了提供能够在较短时间内对图像进行校正的环境兼容的图像显示系统，图像处理方法和信息存储介质，由彩色光传感器测量的颜色信号（Y 3，x 3，y 3）的Y值 60并由Y 3 x 3 y 3转换部分143转换由Y替换部分142替代为理想环境的Y值; 通过色差计算部分145获得所替换的颜色信号（Y 1，x 3，y 3）和理想颜色信号（Y 1，x 1，y 1）之间的色差; 并且通过使用该色差校正图像显示信息（Deltax，Deltay）。

    Image processing system, projector, program, information storage medium and image processing method
    68.
    发明授权
    Image processing system, projector, program, information storage medium and image processing method 有权
    图像处理系统，投影机，程序，信息存储介质和图像处理方法

    公开(公告)号：US07114813B2

    公开(公告)日：2006-10-03

    申请号：US10798336

    申请日：2004-03-12

    Applicant: Osamu Wada ,  Masanobu Kobayashi

    Inventor： Osamu Wada ,  Masanobu Kobayashi

    IPC: H04N3/22 ,  G03B21/14

    CPC classification number: H04N9/3147 ,  H04N5/74 ,  H04N9/3182 ,  H04N9/3185 ,  H04N9/3194

    Abstract: To provide an image processing system and the like which can correct image distortions and provide properly overlapped images when a plurality of projectors are used to project overlapped images, a projector includes: an image projection section projecting an image based on image signals to display the image in a manner to overlap another image projected from another projector at a projection target area; sensing section sensing an image and generating sensing information; overlap-area detecting section detecting projection areas for the projection target area, and detecting an overlap area at which the projection areas overlap, based on the sensing information; correction information generating section generating correction information indicating information for positions of the projection areas and a position of the overlap area; and projection area correction section correcting image signals, based on the correction information, to project an image onto a region corresponding to the overlap area.

    Abstract translation: 为了提供能够校正图像失真并且当使用多个投影仪投影重叠图像时提供适当重叠的图像的图像处理系统等，投影仪包括：基于图像信号投影图像以显示图像的图像投影部分 以与投影对象区域上从另一投影仪投影的另一图像重叠的方式重叠; 感测部分感测图像并产生感测信息; 重叠区域检测部分，用于检测用于投影对象区域的投影区域，并且基于感测信息检测投影区域重叠的重叠区域; 产生指示投影区域的位置和重叠区域的位置的信息的校正信息的校正信息产生部分; 以及投影区域校正部分，基于校正信息校正图像信号，以将图像投影到与重叠区域相对应的区域上。

Patent Agency Ranking