利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

23 条记录 (耗时 0.026 秒)

    Generic finger architecture for spread spectrum applications
    1.
    发明授权
    Generic finger architecture for spread spectrum applications 有权
    通用手指架构用于扩频应用

    公开(公告)号：US06459883B2

    公开(公告)日：2002-10-01

    申请号：US09920094

    申请日：2001-07-31

    申请人： Ravi Subramanian ,  Keith Rieken ,  Uma Jha ,  David M. Holmes ,  Joel D. Medlock ,  Murali Krishnan

    发明人： Ravi Subramanian ,  Keith Rieken ,  Uma Jha ,  David M. Holmes ,  Joel D. Medlock ,  Murali Krishnan

    IPC分类号： H04B1700

    CPC分类号： H04B1/7115 ,  H04B1/7117 ,  H04B2201/7071 ,  H04L2027/0026

    摘要： A rake receiver in accordance with an exemplary embodiment of this invention is configurable by an external agent (e.g., microcontroller, DSP, or state machine) to suit the particular requirements of different spread spectrum systems. In an exemplary embodiment, the receiver includes multiple fingers. Each finger includes a plurality of generic despreaders/descramblers, a plurality of generic dechannelizers coupled to the despreaders/descramblers, and at least one timing estimation controller coupled to the despreaders/descramblers. The finger also includes at least one phase estimation controller, at least one frequency estimation controller, and at least one energy estimation controller all coupled to the generic dechannelizers.

    摘要翻译： 根据本发明的示例性实施例的耙式接收机可由外部代理（例如，微控制器，DSP或状态机）来配置，以适应不同扩频系统的特定要求。 在示例性实施例中，接收机包括多个指状物。 每个手指包括多个通用去扩展器/解扰器，耦合到解扩器/解扰器的多个通用去通道化器，以及耦合到解扩器/解扰器的至少一个定时估计控制器。 手指还包括至少一个相位估计控制器，至少一个频率估计控制器和至少一个能量估计控制器，所述至少一个能量估计控制器全部耦合到通用去通道分配器。

    Virtual machine interface for hardware reconfigurable and software programmable processors
    3.
    发明授权
    Virtual machine interface for hardware reconfigurable and software programmable processors 有权
    用于硬件可重配置和软件可编程处理器的虚拟机接口

    公开(公告)号：US07703107B2

    公开(公告)日：2010-04-20

    申请号：US09828381

    申请日：2001-04-05

    申请人： Song Chen ,  Kenneth M. Hesky ,  Raju R. Joag ,  Joel D. Medlock ,  Christopher C. Woodthorpe

    发明人： Song Chen ,  Kenneth M. Hesky ,  Raju R. Joag ,  Joel D. Medlock ,  Christopher C. Woodthorpe

    IPC分类号： G06F9/44 ,  G06F9/00 ,  G06F9/455

    CPC分类号： G06F9/54 ,  H04L69/18 ,  H04W24/02 ,  H04W48/18 ,  H04W80/00 ,  H04W88/02 ,  H04W88/10

    摘要： The present invention provides a virtual machine interface (VMI) and an application programming interface (API) usable in conjunction with a reconfigurable wireless network communication apparatus. The reconfigurable wireless network communication apparatus comprises a plurality of hardware kernels. The apparatus can be reconfigured to support different or modified communication protocols over time. The VMI comprises a library of software objects. By configuring VMI software objects, a programmer selects the communication protocol used by the reconfigurable wireless network communication apparatus. The API of the present invention provides higher level management of the communication protocol used by a reconfigurable wireless network communication apparatus. The API comprises a library of high level software objects that further abstract hardware details of the apparatus.

    摘要翻译： 本发明提供了一种可配置可重配置的无线网络通信装置的虚拟机接口（VMI）和应用编程接口（API）。 可重配置无线网络通信装置包括多个硬件内核。 该装置可以被重新配置为支持不同或修改的通信协议随着时间的推移。 VMI包括一个软件对象库。 通过配置VMI软件对象，程序员选择可重构无线网络通信设备使用的通信协议。 本发明的API提供了由可重配置无线网络通信装置使用的通信协议的更高级别的管理。 该API包括高级软件对象的库，其进一步抽象该装置的硬件细节。

    Apparatus and method for Fast Hadamard Transforms
    5.
    发明授权
    Apparatus and method for Fast Hadamard Transforms 有权
    快速Hadamard变换的装置和方法

    公开(公告)号：US07200629B2

    公开(公告)日：2007-04-03

    申请号：US10338625

    申请日：2003-01-06

    申请人： Joel D. Medlock

    发明人： Joel D. Medlock

    IPC分类号： G06F7/00 ,  G06F17/14

    CPC分类号： G06F17/145

    摘要： A Fast Hadamard Transform generator serially performs a Fast Hadamard Transform of a sampled signal from a first channel. The Fast Hadamard Transform generator comprises a series of stages. Each stage includes a shift register for serially receiving samples of the signal. Each stage further includes a two's complement generator for producing a two's complement of a first sample of the signal and a first multiplexer for selecting between a first sample of the signal and the two's complement of the first sample. A first adder then generates a sum of a second sample of the signal and the first sample and a difference of the second sample and the first sample and supplies the sum and the difference to the shift register of the next stage. In one embodiment the shift registers are implemented in random access memory.

    摘要翻译： 快速Hadamard变换发生器串行地执行来自第一通道的采样信号的快速Hadamard变换。 快速哈达玛变换发生器包括一系列阶段。 每个级包括用于串行接收信号样本的移位寄存器。 每一级还包括二进制补码发生器，用于产生信号的第一采样的二进制补码，以及用于在信号的第一采样与第一采样的二进制补码之间进行选择的第一多路复用器。 第一加法器然后产生信号和第一采样的第二采样和第二采样与第一采样的差的和，并将和和差提供给下一级的移位寄存器。 在一个实施例中，移位寄存器被实现在随机存取存储器中。

    Apparatus and methods for sample selection and reuse of rake fingers in spread spectrum systems
    6.
    发明授权
    Apparatus and methods for sample selection and reuse of rake fingers in spread spectrum systems 失效

    公开(公告)号：US07065128B2

    公开(公告)日：2006-06-20

    申请号：US09920095

    申请日：2001-07-31

    申请人： Joel D. Medlock ,  Keith Rieken ,  David M. Holmes

    发明人： Joel D. Medlock ,  Keith Rieken ,  David M. Holmes

    IPC分类号： H04B1/69

    CPC分类号： H04B1/7117 ,  H04B2201/70707

    摘要： An apparatus for reducing storage requirements and for allowing reuse of multiple rake fingers in a spread spectrum system includes a decimation circuit having an associated decimation factor, a memory coupled to the decimation circuit, and an interpolation circuit having an interpolation factor coupled to the memory. The decimation circuit decimates the sampling rate of received data to produce a decimated rate. The received data is stored in the memory at the decimated rate. The decimated rate is later increased by the interpolation circuit by the interpolation factor when the stored data is retrieved from the memory. The memory is a circular buffer or a single port RAM that is accessible by multiple rake fingers substantially simultaneously via selector circuits.

    Configurable code generator system for spread spectrum applications
    7.
    发明授权
    Configurable code generator system for spread spectrum applications 有权
    用于扩频应用的可配置代码生成器系统

    公开(公告)号：US06567017B2

    公开(公告)日：2003-05-20

    申请号：US09751782

    申请日：2000-12-29

    申请人： Joel D. Medlock ,  Paul L. Chou

    发明人： Joel D. Medlock ,  Paul L. Chou

    IPC分类号： H03M700

    CPC分类号： G06F7/584 ,  G06F2207/583 ,  H04B1/707 ,  H04B1/70756 ,  H04B2201/7071 ,  H04J13/10

    摘要： A configurable code generator system (CGS) for spread spectrum applications is disclosed herein. The CGS includes a composite code generator unit (CGU), a global code generator, and an interface that is coupled to the composite code generator and the global code generator. The CGU has multiple independent code generators, each capable of generating an independent code sequence. The global code generator provides a global code sequence for synchronization. The interface has memory that stores at least one bit of the global sequence and at least one bit from at least one of the independent code sequences of the CGU from which an output conditioning circuit can selectively choose based on a desired communication protocol.

    摘要翻译： 本文公开了用于扩展频谱应用的可配置代码生成器系统（CGS）。 CGS包括复合代码发生器单元（CGU），全局代码生成器以及耦合到复合代码生成器和全局代码生成器的接口。 CGU具有多个独立的代码生成器，每个代码生成器能够生成独立的代码序列。 全局代码生成器提供用于同步的全局代码序列。 接口具有存储器，其存储全局序列的至少一个比特和来自CGU的至少一个独立码序列的至少一个比特，其中输出调节电路可以根据期望的通信协议从其中选择性地选择。

    Method and apparatus for time-sliced and multi-threaded data processing in a communication system
    8.
    发明授权
    Method and apparatus for time-sliced and multi-threaded data processing in a communication system 有权
    在通信系统中进行时间切片和多线程数据处理的方法和装置

    公开(公告)号：US08151270B2

    公开(公告)日：2012-04-03

    申请号：US11841585

    申请日：2007-08-20

    申请人： Keith Rieken ,  Joel D. Medlock ,  David M. Holmes

    发明人： Keith Rieken ,  Joel D. Medlock ,  David M. Holmes

    IPC分类号： G06F9/46 ,  G06F9/44 ,  G06F12/00 ,  H04L12/56

    CPC分类号： G06F9/4887 ,  H04B1/707 ,  H04B1/7117 ,  H04B2201/70707 ,  H04B2201/7071

    摘要： A method for designing a time-sliced and multi-threaded architecture comprises the steps of conducting a thorough analysis of a range of applications and building a specific processor to accommodate the range of applications. In one embodiment, the thorough analysis includes extracting real time aspects from each application, determining optimal granularity in the architecture based on the real time aspects of each application, and adjusting the optimal granularity based on acceptable context switching overhead.

    摘要翻译： 用于设计时间分割和多线程架构的方法包括以下步骤：对一系列应用进行彻底分析并构建特定处理器以适应应用范围。 在一个实施例中，彻底分析包括从每个应用提取实时方面，基于每个应用的实时方面来确定体系结构中的最佳粒度，以及基于可接受的上下文切换开销来调整最优粒度。

    VIRTUAL MACHINE INTERFACE FOR HARDWARE RECONFIGURABLE AND SOFTWARE PROGRAMMABLE PROCESSORS
    9.
    发明申请
    VIRTUAL MACHINE INTERFACE FOR HARDWARE RECONFIGURABLE AND SOFTWARE PROGRAMMABLE PROCESSORS 失效
    硬件可重构和软件可编程处理器的虚拟机接口

    公开(公告)号：US20120030692A1

    公开(公告)日：2012-02-02

    申请号：US13223839

    申请日：2011-09-01

    申请人： Song Chen ,  Kenneth M. Hesky ,  Raju R. Joag ,  Joel D. Medlock ,  Christopher C. Woodthorpe

    发明人： Song Chen ,  Kenneth M. Hesky ,  Raju R. Joag ,  Joel D. Medlock ,  Christopher C. Woodthorpe

    IPC分类号： G06F9/54

    CPC分类号： H04L69/18 ,  H04L69/32 ,  H04W88/00

    摘要： The present invention provides a virtual machine interface (VMI) and an application programming interface (API) usable in conjunction with a reconfigurable wireless network communication apparatus. The reconfigurable wireless network communication apparatus comprises a plurality of hardware kernels. The apparatus can be reconfigured to support different or modified communication protocols over time. The VMI comprises a library of software objects. By configuring VMI software objects, a programmer selects the communication protocol used by the reconfigurable wireless network communication apparatus. The API of the present invention provides higher level management of the communication protocol used by a reconfigurable wireless network communication apparatus. The API comprises a library of high level software objects that further abstract hardware details of the apparatus.

    摘要翻译： 本发明提供了一种可配置可重配置无线网络通信装置的虚拟机接口（VMI）和应用编程接口（API）。 可重配置无线网络通信装置包括多个硬件内核。 该装置可以被重新配置为支持不同或修改的通信协议随着时间的推移。 VMI包括一个软件对象库。 通过配置VMI软件对象，程序员选择可重构无线网络通信设备使用的通信协议。 本发明的API提供了由可重新配置的无线网络通信设备使用的通信协议的更高级别的管理。 该API包括高级软件对象的库，其进一步抽象该装置的硬件细节。